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Abstract 
 
 
 
 
 
 
 
In the middle of the 80’s the Insulated Gate Bipolar Transistor (IGBT) made its break-
through on the market as the best compromise between the BJT and the FET, as it 
combines the gate structure from the FET with the bipolar structure from the BJT. Thus, it 
became the most popular switching device and led to an expended use of Voltage Source 
Inverters for electric drives. 
During the last decades, the IGBT was developed and improved considerably regarding 
the reduction of switching losses (faster transients) and conduction losses (lower voltage 
drop). This led to a further efficiency improvement of the electric converter. The faster 
switching transients allowed also higher switching frequencies, leading further to the 
reduction of losses and audible noise at electric motors. For example, the last generation 
of IGBTs produces voltage gradients between 5 and 10 kV/µs at the inverter output. 
Besides these advantages, at the beginning of the 90’s significant drawbacks were 
reported for electric drives with long cables: destroyed motor insulation, damaged motor 
bearings, etc. Due to the large voltage gradients and the cable-motor impedance 
mismatch, the traveling-wave phenomena on long cables determine voltage reflections at 
the motor terminals. Also, high common-mode ground currents occur, that may trigger the 
fault-protection systems. Finally, high values for common-mode voltage, together with high 
common-mode currents, lead to high bearing-current amplitudes, which eventually 
determine the failure of the motor bearing. 
To overcome such drawbacks, “off-line” methods based on simulation models have 
been used since these HF parasitic effects have been reported. The electric drive may be 
separated in three main parts, i.e. the inverter, the cable and the motor. Usually, studies 
concentrate on cable and motor, strong simplifications being adopted. The inverter is 
replaced with a voltage source, which injects the voltage wave into the cable. In this work, 
the inverter is considered the source for HF parasitic effects and therefore thoroughly 
investigated and modeled. Also, more complex simulation models for cable and motor are 
developed and analyzed, together with their parameterization methods. A good 
compromise between model complexity and parameterization simplicity is followed. Next, 
all individual parts are connected together in an overall simulation model, to reflect the HF 
phenomena from inverter to motor.  
The investigated simulation models are verified with measurements at a real setup, a 
process that allows the iterative improvement of the simulation models. Finally, methods 
for reduction of overvoltage and common-mode ground current, regarding the 
improvement of inverter control and the use of inverter-output / motor-input filters are 
investigated using the complete simulation model and the measurements at the real setup. 
In the last part of the presented work, an unconventional converter topology is 
investigated for application with long cables, namely the Quasi-Resonant (QR) DC-link 
converter. Two major objectives are followed: the main issue here is the motor-friendly 
characteristic, leading to significant improvement of the motor operation; the secondary 
objective is to achieve a good efficiency compared to hard-switched converters with 
inverter-output filters. Finally, both objectives are validated with measurement results. 
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Mitte der 80er erschien der Insulated Gate Bipolar Transistor (IGBT) auf dem Markt, der 
den besten Kompromiss zwischen BJT und FET Halbleitern darstellte. Der IGBT 
kombiniert die kapazitive Gate Struktur des FET und die bipolare Strommodulation des 
BJT in einem einzigen Baustein, so dass er einer der beliebtesten Halbleiter geworden ist 
und zu starker Ausbreitung der Spannungs-zwischenkreis-Umrichter in der Industrie 
führte. 
IGBT wurden während der letzten Jahrzehnte bezüglich der Minderung der 
Schaltungsverluste (schnellere Schaltvorgänge) und der Leitverluste (kleinerer 
Spannungsabfall während des Leitvorganges) stark weiterentwickelt. Dies führte zur 
Wirkungsgradverbesserung des elektrischen Umrichters. Schnellere Schaltvorgänge 
ermöglichen auch höhere Schaltfrequenzen und damit Minderung der Verluste und 
Rauschen in elektrischen Maschinen. Die letzte IGBT Generation weist z. B. 
Spannungssteilheiten zwischen 5 und 10 kV/µs am Wechselrichterausgang auf. 
Trotz der oben erwähnten Vorteile wurde Anfang der 90er Jahre von erheblichen 
Nebenwirkungen in umrichtergespeisten elektrischen Antrieben durch die zur Einspeisung 
erforderlichen langen Kabel berichtet, z.B. Zerstörung der Motorisolierung oder 
Beschädigung des Motorlagers. Wanderwellen auf langen Kabeln, hohe 
Spannungssteilheiten und Fehlanpassung der Kabel-Motorimpedanz verursachen 
Überspannungen an den Motorklemmen. Auch große Gleichtaktströme führen zu 
unerwünschter Auslösung des FI-Schutzes. Letztendlich können große 
Gleichtaktspannungsniveaus zusammen mit größeren Gleichtaktströmen zu hohen 
Lagerströmen führen, die die Zerstörung der Motorlager verursachen. 
Seitdem diese HF Phänomene erkannt wurden, werden „off-line“ Methoden (basierend 
auf Simulationsmodelle) benutzt, um diese Probleme zu analysieren und zu vermeiden. 
Der elektrische Antrieb kann in drei Teile geteilt werden: Wechselrichter, Kabel und Motor. 
Üblicherweise werden in der Literatur Kabel und Motor zusammen vereinfacht und 
modelliert, während der Wechselrichter durch eine stark vereinfachte Spannungsquelle 
ersetzt wird, die einen Spannungspuls dem Kabel einprägt. 
In dieser Arbeit wird der Wechselrichter als Quelle der parasitären HF Effekte betrachtet 
sowie gründlich erforscht und modelliert. Komplexere Modelle sind ebenfalls für Kabel und 
Motor zusammen mit deren Parametrisierungsmethoden analysiert und entwickelt. Ziel 
dieser Arbeit ist, einen guter Kompromiss zwischen Komplexität des Modells und einfacher 
Parametrisierungsmethoden zu finden. Zunächst sind alle einzelnen Teile eines 
elektrischen Antriebes in einem einzigen Simulationsmodell verbunden, welches 
letztendlich durch den Vergleich mit Messungen am Prüfstand bestätigt wird. Dadurch 
können iterative Verbesserungen für Modelle erreicht werden. 
Weiterhin werden Minderungsmethoden bezüglich der Überspannung an 
Motorklemmen und des Gleichtaktstromes analysiert, die am Wechselrichter (Änderung 
des Spannungsprofils) und am Kabel (Einsatz von Wechselrichterausgang/Motoreingang 
Filtern) greifen. Dafür ist das Gesamtsimulationsmodell einzusetzen. Diese 
Simulationsergebnisse sind ebenfalls durch Messungen am Prüfstand bestätigt. 
Der zweite Teil der vorliegenden Arbeit beschäftigt sich mit dem Einsatz von 
unkonventionellen Umrichtern in elektrischen Antrieben mit langen Kabeln, den 
Kurzfassung 
IV 
sogenannten Quasi-Resonanten Zwischenkreisumrichtern. Zwei Ziele stehen dabei im 
Vordergrund: erstens soll der QR-Umrichter motorfreundlich sein, d.h. die parasitären HF 
Effekte müssen möglichst viel reduziert werden; zweitens soll ein guter Wirkungsgrad 
erreicht werden, im Vergleich zu hart geschaltetem Wechselrichter + Ausgangsfilter. Am 
Ende werden beide Ziele durch Messungsergebnisse bestätigt. 
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1 Introduction 
The electric drives are common applications for the electric-to-mechanical energy 
conversion. They are widespread in industry and home appliances. 
The simplest electric drive consists of an electric motor connected directly to the main 
supply grid, usually using a power switch. Thus, only one point of operation can be 
achieved, determined by the poles number of the motor and frequency of the alternating-
current supply, e.g. 230 V-50 Hz mains supply in Europe and 110 V-60 Hz in USA. Such 
examples of simple electric drives may be found in applications like fans, pumps with 
constant speed, simple household devices etc. 
However, there are situations where a variable speed is required, making the use of 
Adjustable Speed Drives (ASD) necessary. This can be achieved in two ways: a) by 
variable mechanical coupling using gearboxes or b) using electric converters. The first 
solution obtains variable torque and speed from a constant speed of the electric machine 
shaft by different mechanical coupling ratios, manually selected by a human operator or 
automatically adjusted. Typical configuration for such a drive is: a central main drive and 
many mechanical transmission elements (fixed / variable ratio gear, differential gear, cam 
disc, etc.). They are high scalable but have low efficiency, low maintainability and high cost 
due to the many elements of mechanical transmission [1], [2]. 
The second solution requires power electronics (electric converters) for the energy 
conversion between supply mains and motor. The electric converters do not contain 
mechanical parts and the electric power is transformed using power semiconductors (state 
of the art represents the self-commutated devices). Regarding the intermediate energy 
storage, two types of converters can be distinguished: converters without internal energy 
storage, e.g. matrix converters, and converters with internal energy storage [3], 
respectively. From the latter, the most used in practice are the DC-link converters, where 
one of the alternating input quantities (current or voltage) is first transformed into a 
constant quantity and then into an alternating quantity with variable amplitude and 
frequency. Depending on the quantity used in the intermediate circuit, the following types 
may be distinguished: current-fed converters, where the constant current is obtained using 
a large inductor in the intermediate circuit; voltage-fed converters where the constant 
voltage is assured by large capacitors in the intermediate circuit; Z-source converters 
where the intermediate circuit is composed by crossed linked inductors and capacitors [3]. 
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Figure 1.1: Topology of a standard voltage source converter 
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Most common used in industry are the DC-link voltage-fed converters, like Figure 1.1 
shows. If no regenerative braking is required, a diode bridge rectifies the input voltage, 
which is then filtered by the DC-link capacitor CDC-link. The constant quantity is in this case 
the voltage and a DC-link capacitor bank is used as an energy buffer. 
Next, a Voltage Source Inverter (VSI), consisting of semiconductor switches connected 
together like in Figure 1.1, transforms the constant voltage into an alternating one with 
variable frequency and amplitude. Thus, variable frequency and amplitude is obtained by 
modulating the width of switching pulses, a technique also known as Pulsed Width 
Modulation (PWM) [4]. If the operating power is higher, e.g. electric traction vehicles, the 
voltage level in DC link is higher. Because the switching semiconductors have a fixed 
breakdown voltage, more switching voltage levels are used in multi-level VSI [3]. 
The main parameters of semiconductor devices are switching frequency and breakdown 
voltage level (power), like Figure 1.2 shows. While for high-power levels, the 
semiconductors have slow switching transients leading to relative low switching 
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Figure 1.2: Semiconductor device variations regarding switching frequency and voltage level 
Table 1.1: Switching semiconductor devices 
Semiconductor 
device 
Advantages Disadvantages Operational switching 
frequency 
Gate Turn-Off 
thyristor (GTO)  
- high current density 
- high breakdown voltage 
- turn-off control 
- low switching 
frequencies 
Up to 1 kHz 
Bipolar Transistors - low conduction losses 
- medium breakdown 
voltage 
- complex gate circuitry 
 
Up to 100 kHz 
Field Effect 
Transistors (FET) 
- high switching 
frequencies (small 
switching losses) 
- simple gate circuitry 
- low breakdown 
voltage 
- high conduction 
losses 
Up to 200 kHz 
Insulated Gate 
Bipolar Transistors 
(IGBT) 
- simple gate circuitry 
- medium breakdown 
voltage 
- medium switching 
frequencies 
Up to 20 kHz 
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frequencies, at low-voltage levels the operable switching frequency is relative high. 
During the years, developments in switching semiconductors led to the switching-device 
families summarized in Table 1.1, which can be used in VSI. Of course the presented 
semiconductors are used in specific applications depending on their properties. For 
example, the Thyristors are presently used in High Voltage DC Transmission Systems, as 
they require high-power density and less switching ability. Though, fast switching 
semiconductors like FETs are required in low-voltage applications with high efficiency, e.g. 
DC-DC converters, Switched Mode Power Supplies (SMPS), etc. 
Because the electric converters are designed to drive the motors, they have to be 
adjusted to the load characteristic, i.e. inductive loads like stator coils of an electric 
machine. The variable voltage at the converter output is built of voltage blocks, whose 
width is variable. Thus, controlling the switching times, the voltage average value is also 
controlled following a fundamental wave [4]. Having pulsed voltages applied to the 
inductive load, the current will add a ripple to the fundamental waveform. 
However, the load current ripple will introduce undesired harmonic losses in the cores, 
which carry the flux. Modern electric drives use increased switching frequencies to reduce 
the load current ripple and to approximate the sinus fundamental wave better, leading 
further to reduced harmonic losses in the machine. Moreover, it is well known that the 
switching transients produce an acoustic noise in the iron sheets of the core laminations, 
which is uncomfortable for the human ear. Increasing the switching frequency above 6 kHz 
leads to a considerably reduction of the audible noise [9]. A second aspect regards the 
energy efficiency of the inverter itself. Lower inverter losses can be achieved using the 
modern semiconductor devices with less switching and conduction losses. Thus, important 
improvements have been achieved during the last decades to decrease the switching 
transient times of the semiconductor devices. Also, faster semiconductor devices allow the 
use of higher switching frequencies for the same efficiency. 
A special interest in this work represents the IGBT, as it is the most spread technology 
used presently in electric converters for industry applications. Its transient times 
decreased, e.g. currently the third generation of IGBTs achieving 50 ns rise times (voltage 
gradients between 5 and 10 kV/µs), when compared to the first generation, from mid 80’s 
(the years of the commercial break), which possessed rise times of app. 400 ns [5]. 
From the entire family of electric drives with VSIs, a particular category represents the 
one, which uses long cables between the power electronic and the motor. Such types of 
ASD are found in applications where the motor has to be situated far from the electric 
converter, either due to the accessibility or due to the dangerous operation environment. 
Such an example is the speed control of the pumps in mining stations or petrochemical 
plants (here the converter must be located outside the explosion zone). 
1.1 HF parasitic effects in electric drives with long cables 
The use of fast switching IGBTs in electric drives with long cables has introduced a new 
problem. Due to the short rise time of voltage and current, high-frequency (HF) parasitic 
effects occur, that may disturb the drive functionality or even damage the entire drive [6], 
[7]. Furthermore, IEC standards stipulate limited voltage gradients at the inverter output 
when long cables are used, as published in [8]. The main effects will be presented further. 
1.1.1 Overvoltage at motor terminals 
An important parasitic effect of using fast switching semiconductors with long cables is 
the voltage reflection at the motor terminals, due to the impedance mismatch between 
cable and motor. This impedance mismatch is predominant at the electric motors with low-
power levels (< 10 kW), as their stator has a higher impedance than those of medium and 
high-power motors. This effect was reported in the literature in the early 90’s when IGBT 
semiconductor devices were introduced in electric drives: [6], [9] and [7], [10]. 
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Voltage overshoot will occur at the motor terminals when the incident wave is not totally 
absorbed due to the impedance mismatch. When the inverter output voltage rises more 
rapidly than the traveling period of the impressed voltage wave along the cable, voltage 
overshoot will be doubled. Following reasons that lead to an overvoltage occurring at the 
motor terminals have been identified: cable length, matching factor of the cable-to-motor 
surge impedance, magnitude and rise time of the PWM output voltages [11]. From these, 
the first two depend directly on the dimensions of the application and are fixed. Especially 
for low-power applications, the impedance matching factor tends to one (KL ≈ 1). The last 
factor is predominant and depends on the electric converter. Therefore, many overvoltage 
reduction methods deal with the reduction of voltage rise time. 
Specific situations have been also reported, where certain modes in PWM cycle, 
combined with long cable lengths, lead to voltage amplitudes greater than 2 per unit (pu.) 
and up to 3 or 4 pu. [12]. This happens when the last cable transient has not fully decayed 
before the next pulse from the inverter is applied to the cable, so that a residual trapped 
charge still exists on the cable. In this case, the switching frequency of the carrier, together 
with the modulation technique, has a predominant effect on the motor overvoltage. 
Another factor, that influences the > 2pu voltage magnitudes, represents the cable losses. 
In other words, the cable AC damping resistance influences the amount of residual charge 
trapped on the cable before the next inverter pulse occurs. 
A more detailed analysis of the motor overvoltage phenomena is offered in chapter 2, 
section 2.2.1, where the transmission line theory (equations + bouncing diagram) is used 
to model the traveling voltage waves along the cable and the generation of motor terminal 
/ inverter output voltages from the incident and reflected waves at different time instants. 
1.1.2 Uneven voltage distribution on stator windings 
The motor winding can be regarded as an equivalent circuit per turn, consisting of 
inductance per turn, line-to-earth capacitance between conductor and stator iron, and 
series capacitance between conductors of adjacent turns in a slot [13]. The line-to-earth 
capacitance is defined by winding insulation properties and slot surface. However, the 
series capacitance is determined, especially for low-power motors, only by the enamel of 
the copper wire. 
When voltage surges are applied to the motor winding, the distributed elements will 
determine a nonlinear voltage distribution along the motor armature. According to 
transmission line theory, voltage oscillations will occur with frequency determined by the 
winding parameters. The voltage distribution, immediately after the surge, depends on the 
ratio of the series capacitance (between winding turns) and line-to-earth capacitance 
(between conductor and stator iron) [14]. Due to small conductor surface, but big slot 
surface, usually line-to-earth capacitance is much higher than inter-turn capacitance. Thus, 
a strongly nonlinear voltage distribution between first stator coils occurs, that may lead to 
dangerous partial discharges of corresponding capacitances and finally damage of the 
insulation layer. To prevent this, better winding insulations are strongly recommended in 
electric drives with long cables. Moreover, certain standards have been developed in 
industry that set limits for voltage overshoot and voltage gradient at motor terminals, in 
order not to influence the motor isolation lifetime, e.g. in [8] are the overvoltage at 1000 V 
and voltage slope dV/dt at 500 V/µs limited. 
1.1.3 Common-mode (CM) ground current 
Steep voltage pulses produce at motor terminals a displacement current to earth, mainly 
determined by winding-to-stator iron capacitance. Thus, the CM ground current is 
generated, following the path from inverter through the cable, the motor stator windings, 
then mainly through the winding-to-stator iron capacitance to the motor frame and partly 
back to the inverter housing through the cable ground connection, see Figure 1.3. Another 
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part of the current may flow through the grounding system of the plant to the feeding 
transformer, where the neutral of the star connected low-voltage side (400V) is typically 
grounded. From this feeding transformer, the common-mode current flows back via AC-
distribution to the (diode-) rectifier and the VSI. 
The effects of increased CM ground current are: electromagnetic interferences with 
electronic equipment, interference with the ground fault protection systems in industrial 
facilities and induction of HF circulating bearing currents, especially in large motors, which 
may lead to bearing failures [15]. Therefore, the analysis of CM ground current effects 
needs reliable models for cable and motor to be developed for accurate estimations. 
Measures for the CM ground current mitigation have been widely analyzed and 
proposed in literature using CM filters (chokes) [18] [19], unconventional PWM techniques 
[20], improved cable arrangements [21] or motor configurations [22]. Generally, they are 
closely related to motor overvoltage reduction and therefore, often treated together. 
1.1.4 Motor bearing currents 
Magnetic asymmetries in electric motors produce a parasitic AC magnetic flux linkage in 
the loop “stator housing – drive-end bearing – motor shaft – non drive-end bearing” that 
induces a voltage in this loop. Only if this voltage surpasses a certain threshold level to 
bridge the insulating lubrication film of the bearing, a circulating bearing current may flow 
in the above-mentioned loop. This current, also called “classical” bearing current [16], is 
increasing with the motor size as the parasitic flux linkage increases also. This type of 
bearing currents occurs also for line-operated induction motors with two poles because 
they exhibit the biggest flux per pole for a certain shaft height. 
Besides the “classical” type, additional bearing current types were identified for the 
inverter-operated motors through long cables [16]. To better understand the bearing 
current phenomena, the bearing functionality should be first known: during its operation, 
the bearing posses two types of behavior, i.e. two types of impedances between outer and 
inner ring: capacitive behavior occurs at high speeds and low temperatures when the 
lubrication acts as a dielectric); resistive behavior occurs at low speeds and/or high 
temperature when lubrication film is no longer homogenous and the metal contact between 
bearing races and balls short-circuits the dielectric. 
a) capacitive bearing currents – divided by the bearing voltage ration (BVR), the CM 
voltage determines a voltage drop between inner and outer bearing races. Thus, 
depending on the bearing behavior, a capacitive or resistive current will occur. However, 
this current was found harmless for bearings due to its small amplitudes (< 200 mA) [16]; 
b) electrostatic discharge currents – using the same voltage divider BVR, the bearing 
voltage mirrors the CM voltage. During the capacitive bearing behavior, the electrically 
charged lubrication film, between the balls and the running surface, may break down when 
the bearing voltage exceeds a certain threshold. Thus, an Electric Discharge Machine 
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Figure 1.3: Electric drive with long cable overview and HF parasitic effects 
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(EDM) current with high amplitude occurs [16]. Usually, the breakdown voltage of the 
lubricant is influenced by factors like metallic particles due to wear in the grease or 
operating temperature. Repetition of such EDM currents leads eventually to bearing 
damage; 
c) circulating bearing currents – determined by the high voltage slope dV/dt at motor 
terminals, the CM ground current excites a circular magnetic flux around the motor shaft, 
thus inducing a shaft voltage. If this shaft voltage is high enough to puncture the lubricating 
film in the bearing, a circulating current occurs in the loop “stator – drive-end bearing – 
motor shaft – non drive-end bearing”. Thus, the bearing currents will have opposite 
direction in both bearings (differential mode) and will reflect the CM ground current; 
d) rotor ground currents – this bearing current type occurs when the motor is 
connected to the ground through the load. Depending on the HF ground impedance of the 
stator housing and rotor, this current may reach high values and damage both motor and 
load bearings. 
In conclusion, the CM voltage and the ground current (both directly related to dV/dt 
slope at the motor terminals) are the main causes for additional bearing currents in 
inverter-operated motor through long cables. Thus, accurate simulation models for the 
entire system are also required here, to study the effects and the mitigation techniques of 
these parasitic phenomena. 
1.2 Simulation models for high-frequency domain 
The “off-line” methods are very useful to study the parasitic effects in electric drives with 
long cables, as they considerably reduce the analysis time when compared to the classical 
methods on a real setup. Therefore, HF simulation models for electric drives have to be 
developed to reproduce the parasitic effects in frequency ranges between 50 kHz up to 
several MHz. In this work, the three components of an electric drive, i.e. inverter, cable 
and motor, are first analyzed separately and finally are combined together in a single 
simulation model, valid for the entire electric drive. The simulations are then compared to 
the measurements at a real-setup for validation of the model. 
First, the inverter model was neglected in literature in most of the cases and replaced by 
a voltage source with a ramp function. In order to investigate the effect of the 
semiconductor devices and the mitigation techniques for parasitic phenomena (related to 
inverter control) a detailed HF model for inverter needs to be used. The starting point for 
such approach is the accurate modeling of the semiconductor devices, in this case the 
IGBT. Two major approaches can be identified in literature: 
- the physics-based IGBT models are accurate but physical data like the 
dimensions of the individual layers, the doping profiles/concentrations or the 
charge carriers life time are not easily available from manufacturers [23] [24] (a 
thorough classification of the simulation models is offered in [28]); 
- the behavior-based IGBT models are simpler than the first ones and reflect the 
IGBT behavior at the terminals using an equivalent circuit. The parameterization of 
the circuit elements is based on the physical phenomena inside the semiconductor 
layers, device measurements and information from data sheets [25] [26]. 
Therefore, simple parameterization methods can be easily applied for any type of 
IGBT module with less information needed. 
In this work, the IGBT model from [26] is adopted and the parameterization methods 
detailed in subchapter 2.1. An additional improvement of the IGBT simulation model is 
proposed in section 3.2.1 to integrate the effects of the IGBT diffusion capacitance (slower 
turn-off transients) and diffusion capacitance of the anti-parallel diode (effect of reverse-
recovery current). 
Second, cable simulation models are necessary to investigate the wave propagation 
and estimate the cable impedance. Two approaches were identified also in this case: 
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- the transmission-line models rely on the transfer function of the cable, 
dependent on both time and space between the two ends (time after an inverter 
voltage pulse was sent through the cable and spread along the cable length). 
Although such approach is simple to implement and leads to small simulation 
times, it reproduces the cable losses only with the help of the damping constant. 
The coupling between phases cannot be modeled [29]; 
- the lumped-parameter models are based on distributed parameters building the 
elementary Γ section (equivalent circuit). Connecting a finite number of such 
sections in a ladder circuit, the traveling wave is simulated by successive loading 
and discharging processes of the components from each section. Such models 
are complex and the physical parameters needed (these are easy to obtain from 
data sheets), but lead to accurate results [31] - [33]. 
In subchapter 2.2, both approaches are investigated. However, the second approach is 
chosen and the parameterization methods are analyzed and developed. Because the 
model from [31] is strongly simplified and in [32] the losses are not properly represented, 
improvements for representing the cable losses (mainly generated by skin and proximity 
effects of the conductors at HF) are studied in section 3.2.2. 
The motor represents the third main component of an electric drive. Therefore motor 
simulation models have been also investigated for more reasons: estimation of input 
impedance (to reproduce the reflection coefficient at the motor terminals), capacitive 
couplings between stator windings and between the stator winding and the stator iron (to 
simulate the nonlinear voltage distribution between the first winding coils and the CM 
ground current, respectively): 
- the distributed-parameter motor models are based on traveling wave theory and 
similar to lumped-parameter models of the cable. More Γ sections build the entire 
model, the usually number of sections being equal to the number of turns. Such 
models are complex and the physical motor dimensions must be known for 
parameterization (exact number of turns per slot, slot dimension, etc.). Using the 
capacitive coupling between each turn (Γ section) the nonlinear voltage 
distribution can be reproduced [34]; 
- the behavior-based motor models are simpler than the previous ones, describing 
the behavior at the motor terminals using an equivalent circuit for each stator 
phase (considering only the stator winding is sufficient in studying the HF effects) 
[36]. The components of the equivalent circuit are derived by measurements of the 
input impedance at motor. Although they are easy to implement, these models do 
not deliver accurate results like distributed-parameter models (e.g. no simulation 
of nonlinear voltage distribution at first stator windings). Therefore, additional 
modifications are necessary, especially if the simulation of the bearing currents is 
required [35]. 
Because this work does not concentrate on the parasitic effects of the motor, but on 
those of the inverter and the cable, the second approach is found more appropriate due to 
simple parameterization methods required (detailed further in subchapter 2.3 together with 
the simulation model) and, like in the IGBT case, due to inaccessible physical dimensions 
of the motors. Simulation results are compared in section 3.2.3. 
At the end, all individual models of the electric drive are connected together in a single 
simulation model. The results are presented in chapter 3 and further in chapter 4, where 
the mitigation techniques for HF parasitic effects are investigated. 
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1.3 Methods for reduction of parasitic effects 
Since HF parasitic effects have been reported for the first time at electric drives with 
long feeders, many solutions for their reduction have been investigated in literature, 
regarding: improved modulation technique for CM voltage reduction [20], use of inverter 
output filters or cable terminators to decrease the voltage gradient and match the cable 
impedance, respectively [31] [37] and [38], improved insulation of the stator winding or 
isolated bearings [13], etc. In order to prove the efficiency of the “off-line” analysis method, 
using the simulation models, mitigation techniques from two main categories are 
discussed and compared in the final part of present work: 
- inverter-related mitigation methods related to the inverter control. As the IGBT 
itself represents the source of steep voltages, it is possible to modify the switching 
characteristic of the IGBT. In subchapter 4.1 and 4.2 the following solutions are 
investigated: decreased voltage gradient at the inverter output using different gate 
resistances or active gate control [24], “2-step” voltage gradient using active gate 
control or three-level inverter topology [39], pre- and post-charge of cable stray 
elements [10]; 
- cable-related mitigation methods, presented in subchapter 4.3 and 4.4. They 
use additional circuits to match the cable impedance (cable terminators at the 
motor input) or to reduce the gradient of the voltage at the inverter output (inverter 
output filters); 
- quasi-resonant (QR) DC-link converter used in electric drives with long cables 
[68]. This converter topology is thoroughly investigated together with the two main 
characteristics (motor friendliness and high energy efficiency) in chapter 5. 
Simulations are validated with measurements on a real setup. 
For all above-mentioned methods, the simulations are used for the method 
implementation (filter design) and finally for evaluations. Measurements at a real setup are 
validating the simulation results, showing good agreement. A general overview for all 
evaluations, together with the general conclusions, is offered in chapter 6. 
At the end, several measurements and parameter lists, used for parameterization of the 
simulation models, are collected in Appendix (chapter 7) for different cable types and 
motors. 
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2 High-frequency simulation models for electric drives 
For investigations and development of reduction methods for HF parasitic effects in 
electric drives, reliable simulation models have to be analyzed. In this chapter, the electric 
drive is first treated separately considering the three main components: inverter, cable and 
motor. Then, all components are combined into a single simulation model. Thus, 
investigations are possible considering the entire system. 
There are several approaches in modeling each electric drive component. On one hand, 
the physics-based model for IGBTs from [23] offers a good description of the switching 
dynamic, but it is complex and difficult to parameterize. A behavioral model, on the other 
hand, is easy to parameterize it since the IGBT is modeled using an equivalent circuit and 
the parameters are easily obtained from data sheets and direct measurements at the pins 
of the device [27]. Second, the cable models in the frequency-domain from [29] are fast, 
but they describe the cable only as a transmission system. The internal phenomena like 
capacitive coupling between phases and shield together with the asymmetries for different 
cable topologies are neglected in this case. A more complete model, without increasing 
the simulation burden too much, is offered by the lumped-parameter models [32]. Third, 
the electric motor can be modeled in HF range also with lumped-parameter circuits but, in 
this case, the geometry and the stator insulation properties must be known [34]. A 
simplified behavior model represents a good alternative [36]. 
Finally, by implementing all three time-domain simulation models in the circuit 
simulation software, they can be easily connected together and analyzed as a whole 
system. The Simplorer® simulation software provides a good solution for circuit-based 
models and time-domain simulations. All three single models are easily interconnected 
and simulated as a single circuit. Simplorer® offers also a high diversity of additional 
elements besides circuit elements: state machines, control blocks, equation blocks, etc. 
The user-friendly interface makes this simulation software easy to implement. 
2.1 Inverter simulation model 
As already mentioned, the inverters are using switching semiconductors to transfer the 
energy from DC link to motor or the other way around when the drive is braking. Using the 
pulse width modulation algorithm (PWM), a voltage of variable fundamental amplitude and 
frequency is obtained as mean values per pulse period. Thus, the line-to-line voltage at the 
inverter output jumps between 0 and DC-link voltage VDC or between 0 and –VDC. To 
model the HF behavior of these voltage pulses, the semiconductor model has to be 
considered. 
The IGBT is used today at a large scale in industrial ASD. It represents the good 
combination between the bipolar junction transistor (BJT) and the MOSFET, by inheriting 
the favorable properties from both. Thus, the IGBT structure can block relative high 
voltage and show low on-state voltage due to the BJT structure. Furthermore, the IGBT is 
easy to control via the MOSFET gate structure, allowing the development of simple gate 
drive circuits. In this way, with low gate power required (high peak gate currents needed 
only at turn-on and turn-off transients), a high-power device can be controlled. Based upon 
these characteristics, the IGBT has been extensively used in applications exceeding 300V 
as an alternative to GTOs, BJTs and power MOSFETs [5] [40]. 
2.1.1 IGBT semiconductor 
2.1.1.1 Semiconductor structure 
The power IGBT has a vertical sandwich structure as shown in Figure 2.1, which is 
similar to that of a power MOSFET, except for a p+ layer at the bottom. More exactly, a 
planar cell of a Non Punch Through (NPT) is represented. The different types of IGBTs will 
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be detailed in next subsection. Figure 2.1 (b) represents the equivalent circuit of the IGBT 
cell and the graphic symbol. 
The main IGBT components may be distinguished [40] [41]: 
a) The MOSFET structure, represented by the high doped n+-layer (source region), 
the p-layer (body region) and the low doped n–-layer (drain) also called drift region. The 
electron channel is built up in the body region when the threshold voltage Vth is exceeded 
between gate and emitter metalization; 
b) The Wide-Base Bipolar Junction Transistor (WBJT) has a pnp structure which is 
established between p body layer (collector region), n– drift region (wide base) and highly 
doped injecting p+-layer (emitter region). The base current of the BJT is supplied by the 
MOSFET part. The rest of the current flows from emitter to collector, contributing to the 
entire IGBT current. The wide area of the BJT determines low values of the BJT gain. 
Usually the current sharing between the two transistors is: IFET > 60% and IPNP < 40%; 
c) Third, the parasitic npn transistor (latch-up transistor LUT) is built by n– drift 
region, p body layer and n+ source layer. Combined with the WBJT, it forms a thyristor that 
once turned on it cannot be turned off externally, unless the current is reduced to zero. In 
other words, a conduction path that avoids the MOS channel will be built. This may lead to 
destruction of the device. The main cause for the thyristor turn-on is the voltage at Rthy. To 
reduce this voltage following measures are taken: current through the WBJT is reduced; 
an additional doping in the body layer leads to smaller value of Rthy, see Figure 2.1 (a). 
In Figure 2.1 (a) the junction diodes are also represented. J2 is responsible for taking 
the forward blocking voltage during the turn-off state, when the gate-emitter voltage is 0 or 
negative (J2 is reverse-biased for positive collector-emitter voltage VCE). The diode J1 is 
taking the reverse blocking voltage (J1 is reverse-biased for negative VCE). Comparing the 
two junctions, it can be noticed that J2 can support a large voltage due to the wide and 
poorly doped drift region. However, J1 supports lower breakdown voltages than J2 because 
the concentration of p+ collector-side layer is greater than of the p-body layer. It is well 
known that the breakdown voltage of pn-junctions, with different doping concentrations, 
decreases with higher doping level of the high-doped side [42]. The reverse breakdown 
voltage has, however, no major importance because in most of the cases, the IGBT is 
connected in anti-parallel with a freewheeling diode [2]. 
2.1.1.2 IGBT functionality 
Because the IGBT is a combination between the FET and the BJT, it allows a bipolar 
current flow. In Figure 2.2 (a) the flow of the carriers inside the IGBT structure is shown. 
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Figure 2.1: Cross-section (a) and equivalent schematic of an IGBT cell (b) 
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The majority carriers will flow from the emitter side n+ layer through the FET channel into 
the drift region as soon as the channel is built. Once they reach the edge of junction J1, 
holes will be injected from collector side p+ layer into drift region and flowing further to 
body layer and emitter. Thus, a bipolar current occurs, making the voltage drop VCE during 
conduction small. However, at the MOSFET only the majority carriers form the current as 
no injecting layer exists. Hence, the drain-source voltage drop VDS during conduction is 
bigger (see Figure 2.2 (b)) causing more conduction losses. Yet, the unipolar structure of 
the FET allows a higher switching dynamic because the current is built only from electrons. 
In Figure 2.3 the output characteristics for IGBT and MOSFET are presented. When the 
MOSFET is turned-on, i.e. is in the linear region, the relation between the drain current ID 
and the drain-source voltage VDS is nearly linear indicating a resistive behavior. In the 
saturation region (seen from the physic point of view) the carrier flow starts to saturate 
although the voltage VDS is increased further (pinch-off effect of the MOS channel). 
Because both positive and negative carriers contribute to the current flow at the IGBT, the 
behavior in the saturation region (seen from the power electronic point of view) is that of a 
diode and indicates a minimum voltage drop VCE for a given collector current IC. The 
current increases exponentially with voltage, resulting in a lower voltage drop in the 
saturation region. Moreover, the p+ substrate is missing at the MOSFET. When a negative 
bias voltage VDS is applied, the device is conducting due to the pn junction between the 
body layer and the drift region. This junction is also called internal body diode. The 
additional p+-layer in the IGBT prevents the reverse conduction. Therefore, an anti-parallel 
diode must be connected externally to the IGBT chip in VSI applications. 
p
n+
n-
p+
C
E
G G
p+
n+
 
p
n+
n-
Drain (D)
Source (S)
G G
n+
 
(a) (b) 
Figure 2.2: IGBT current flow (a) and MosFET current flow (b) 
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Figure 2.3: Static output characteristics for IGBT (a) and MOSFET (b) 
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2.1.1.3 Types of IGBT devices 
Regarding the internal structure from Figure 2.1 (a), different types of IGBT can be 
found on the market, each with advantages and disadvantages. 
A first classification considers the vertical structure: 
 the non-punch-through (NPT) IGBT has a wide drift region, see Figure 2.4 (a), to 
accommodate the electric field E. The field is not allowed to reach the p+ collector side and 
its intensity profile is always triangular. The maximum field strength occurs at the upper pn 
junction, as shown in the right figure, and should not exceed the critical value Ecrit. 
Because the breakdown voltage is proportional to the area underneath the field curve, a 
high voltage may be blocked only with a thick drift region. However, thicker drift region 
results in higher drift resistance and hence higher saturation voltage. While the E field 
expands in the drift region during turn-off transient, some carriers remain outside until they 
are swept out or recombine. Long carrier lifetime, due to the low-doped shallow collector 
region, leads to long and low-amplitude tail currents [25]; 
 in the punch-through (PT) or asymmetrical IGBT, presented in Figure 2.4 (b), a 
heavily-doped n+ buffer layer is inserted between the p+ injection layer and the n– drift 
region. Thus, the injection efficiency of the p+ substrate is improved and the minority 
carrier lifetime in the drift region is reduced. Thus, the tail currents are eliminated. The 
electric field is allowed to reach the buffer layer, having a trapezoidal profile in this case. A 
thinner drift region determines also a lower on-state voltage drop. One disadvantage of PT 
topology is the higher switching losses due to the higher carrier concentration in the n+ 
buffer layer. High injection level of the minority carriers requires lifetime control, which 
determines a negative temperature coefficient for on-state resistance. Thus, paralleling of 
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Figure 2.4: IGBT topologies regarding the vertical structure: (a) NPT, (b) PT and (c) FS IGBT. 
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Figure 2.5: IGBT topologies regarding the MOS cell layout: (a) planar and (b) trench IGBT 
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single chips is more difficult than in NPT case (positive temperature coefficient) [25]; 
 Figure 2.4 (c) shows the field-stop (FS) or soft-punch-through (SPT) design, 
which represents the combination between the previous two topologies and inherits the 
advantages from both. The drift region is thin and determines a small voltage during the on 
state. Moreover, a buffer layer is used to stop the electric field. Like for NPT topology, the 
electric field has a trapezoidal shape. Also a shallow collector region is used to obtain a 
low injection level for minority carrier and therefore, positive temperature coefficients [25]. 
A second classification is obtained by considering the MOS cell: 
 the planar IGBT (Figure 2.5 (a)), which was presented until now, has an 
horizontal layout of the MOS cell; 
 on the contrary, the trench IGBT (Figure 2.5 (b)) presents a vertical structure of 
the MOS cell using a buried gate metalization deep into the drift region. Thus, RJFET is 
avoided, resulting in a lower on-state voltage. The vertical layout of the MOS channel 
allows a higher current density and increases the latch-up immunity. However, there are 
also disadvantages like increased gate capacitances, leading further to poor dynamic 
properties or higher gate currents from gate driver units. 
2.1.1.4 Parasitic elements 
Like any other real devices, the IGBTs possess stray elements. Considering the 
equivalent circuit from Figure 2.1 (b), the npn latch-up transistor (LUT) can be neglected in 
a good design together with Rthy. Adding the stray elements, the equivalent circuit is shown 
in Figure 2.6. 
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Figure 2.6: IGBT equivalent circuit with stray elements 
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Figure 2.7: IGBT equivalent circuit for steady-state behavior 
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• stray resistances and inductances of the bonding wires: RG_int, LG_int for gate 
connection; RE and LE for emitter and RC and LC for collector connection.  
• stray capacitances between the three connections: gate-emitter capacitance 
CGE, gate-collector capacitance CGC and collector-emitter capacitance CCE. 
Here, CGE and CGC are of great importance as they have a great influence on the 
gradients of the collector current dIC/dt and collector-emitter voltage dVCE/dt [27]. 
2.1.2 IGBT behavioral model 
In literature, there are two major approaches to model the IGBT semiconductor device: 
physics-based and behavioral description. 
The first type of models have a high accuracy, but they are complex and based mostly 
on physical semiconductor parameters: doping concentration of each layer, width of n– 
drift region, used materials, etc. Normally, the semiconductor manufacturer does not 
publish this data, which makes the parameterization impossible. 
The second approach is adopted here because the IGBT behavioral description is easy 
to implement from data-sheet parameters and individual measurements at the IGBT 
module. For exemplification, a field-stop, trench IGBT from Infineon® (6-pack module 
FS35R12YT3) was chosen to build the model [43]. 
2.1.2.1 Description of the steady-state behavior 
The IGBT steady-state model is based on the equivalent circuit from Figure 2.7, where 
the circuit components are derived from the IGBT structure. 
First, the transfer characteristic describes the relation between the applied gate-emitter 
voltage VGE and the collector current IC, namely the IC = f(VGE) relation (graphic) from data 
sheet, see Figure 2.8 (a). This is represented by a voltage-controlled current source ITrans. 
The input gate impedance is high due to the MOS structure and is represented by a very 
large resistance RG_in. Thus, the steady-state gate current can be neglected. 
In VSIs, a turned-on IGBT is operated always in the saturation region and VGE has its 
nominal value. From the transfer characteristic, a single value for IC corresponds to a 
single value of VGE and junction temperature, resulting in a single point of operation. But 
the collector current depends also on the rest of the circuit to which the IGBT is connected. 
To reflect this flexibility, an ideal freewheel diode DTrans is connected in parallel to the 
current source ITrans. Thus, for a given voltage VGE, a maximum current value IC_max will 
correspond. The difference between IC_max and IC will flow through the diode DTrans. Next, 
the voltage drop VCE during conduction is given by the output characteristic VCE = f(IC). 
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Figure 2.8: IGBT’s transfer (a) and output characteristic (b); (c) Diode characteristic 
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This is described with the help of the diode DOut, having a nonlinear voltage-current 
characteristic depicted from data sheet; see Figure 2.8 (b). In the same manner, the anti-
parallel diode Ddiode is modeled in the steady-state operation. The nonlinear voltage-
current characteristic VF = f(IF) is described in Figure 2.8 (c). 
2.1.2.2 Description of the dynamic behavior 
To consider the switching transient of the IGBT, additional components are included into 
the equivalent circuit of the steady-state behavior model. The equivalent circuit of IGBT 
and Diode for the dynamic-behavior description is presented in Figure 2.9 (a). 
Mainly, parasitic elements characterize the switching transient of the IGBT 
semiconductor. First, the capacitances between the terminals are considered as follows: 
 the voltage-dependent gate-emitter capacitance CGE influences the IC gradient at 
the turn on transient; 
 the voltage-dependent collector-emitter capacitance CGC is of most importance 
because it influences the VCE gradient; 
 the collector-emitter capacitance CCE and junction capacitance of the anti-
parallel diode CDj are approximated to be equal as they cannot be separated physically. 
Next, the stray resistance of the bond-wires is modeled by RCC’+EE’. At the gate 
connection, RG_int stands for internal gate resistance. The inductance of the gate 
connection is neglected here, as the value of the gate current is much smaller than IC. The 
stray inductances of collector and emitter connections are grouped in LCE1 and LCE2. As the 
connection between the main and the auxiliary emitter (second connection for gate driver) 
is longer than the internal connection between IGBT and Diode chip, LCE1 is considered to 
be dominant. Moreover, LCE1 can be measured. Finally, LCE2 is calculated by subtracting 
LCE1 from the total stray inductance LTOT, which is given in the data sheet. 
Optional, the tail current is modeled using the controlled current sources ITail for IGBT 
and ID_Tail for diode. It is well known that during the turn-off transient of the IGBT, trapped 
carriers inside the drift region have to be swept out. This results in a low amplitude current 
flow ending the turn-off process, also called tail current. This current is simulated by an 
additional current source that delivers an exponential falling current using a RL circuit. ITail0 
gives the initial value while resistance RTail and inductance LTail give the time constant. 
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Figure 2.9: IGBT equivalent circuit for dynamic behavioral (a), internal capacitances distribution (b) 
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2.1.2.3 Parameter identification 
For steady-state behavior, the main characteristics are taken from the data sheet [43] 
and shown in Figure 2.8. The Simplorer® simulation software offers a tool to scan the 
characteristics from data sheets and to store the curves as data pairs. The values between 
the data pairs are linearly interpolated. Therefore, a good resolution (many data pairs) is 
desired. To avoid unexpected errors, e.g. infinite saturation voltages for undefined current 
values, it is strongly recommended to extend the depicted domain by an extrapolation [25]. 
As already mentioned, the dynamic behavior is influenced mainly by capacitances and 
bond-wire inductances. In Figure 2.9 (b) the distributed capacitances inside the 
semiconductor structure are presented. First, the capacitance CGE results from a parallel 
connection between the gate-source capacitance of the internal MOSFET (CGS) and the 
oxide capacitance (CM). While the latter is fixed and depends on the module construction, 
CGS is voltage dependent. For negative VGE, additional accumulation of holes in the p-body 
layer underneath the gate electrode, phenomena also known as accumulation process, 
determines a higher value for CGS. When VGE is low or positive, the holes are no longer 
accumulated in this region and CGS has lower values (for VGE > VGE_th body layer is 
swamped with electrons under the gate metalization and the channel is built) [26]. 
Second, the capacitance CGC is responsible for the VCE gradient and it is formed by a 
series connection of three capacitances: COX, CDepl. and CBE. The oxide capacitance COX, 
like CM, is fixed and depends on the module construction. The base-emitter capacitance 
CBE is formed by a parallel connection between the diffusion capacitance at the collector-
side pn junction (J1), when IGBT is forward biased, and the J1 junction capacitance for 
negative VCE. On one hand, the diffusion capacitance can be neglected during switching 
transients and on the other hand, the IGBT is not used with negative blocking voltages in 
most of the cases, making this collector-side pn junction capacitance neglectable [42]. 
The capacitance CDepl. varies with the applied gate-collector voltage VGC. When VGC is 
negative a carrier-depleted region inside the drift region, i.e. Space Charge Region (SCR), 
is present and acts like a dielectric, building the capacitance CDepl.. As the width of the 
SCR changes with the applied voltage so does the capacitance value CDepl. also. In Eq. 2.1 
the relation between the width wj of SCR and the CDepl. value is given:  
Si Depl.
Depl.
j
A
C
w
ε
=  Eq. 2.1 
with 
Si D GC
j
D
2 ( )V V
w
e N
ε −
=
⋅
, Eq. 2.2 
where ADepl. is the surface of carrier-depleted region, εSi represents electrical permittivity of 
the drift-layer, e stands for electron charge, ND is donor concentration and VD stands for 
diffusion potential. 
Inserting Eq. 2.2 in Eq. 2.1, the voltage dependence CDepl. = f(VGC) is obtained: 
Depl. Si D 0
Depl.
D GC GC
D
C
2( )
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A e N
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V V V
V
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−
−
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D
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A e N
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= =  
Eq. 2.3 
Here, C0 represents the capacitance value at VGC = 0. Considering the series 
connection of CDepl. and COX, following values for CGC can be determined: 
Depl. GC
GC Depl. OX
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Depl. OX
, for 0
, for 0
C V
C C C
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In other words, when VGC has large negative values the SCR capacitance CDepl. is very 
small (1 to 2 orders of magnitude smaller than COX due to larger width) and it will be 
dominant. As VGC approaches to zero, wj decays and CDepl. increases. For VGC > 0, the 
capacitance CDepl. becomes large and the effect of the constant capacitance COX cannot be 
neglected anymore. 
 
To determine the IGBT input capacitance Cies, formed by CGE and CGC, the 
measurement setup from Figure 2.10 is used. A constant current source, implemented by 
a constant current diode, loads the input capacitance. The current should be small due to 
the small capacitance values and to avoid the effect of the eventually stray inductances. A 
high resistive load RLoad is used to avoid high collector currents. 
Figure 2.11 shows the measured and simulated waveforms for VGE and VCE during the 
IGBT turn-on transient, using a constant gate current of IG = 3.6 mA. For constant IG, the 
Eq. 2.5 is valid [25]: 
= ⋅ + ⋅ + ⋅ ⋅ + ⋅ ⋅GC GE GC GC GE GEG GC GE GC GE
GC GE
d d d d d d
d d d d d d
V V C V C V
I C C V V
t t V t V t
. Eq. 2.5 
The first two terms represent the components of the gate current for voltage-time 
dependency, while the last two consider the capacity-voltage dependency. Following time 
intervals can be distinguished during the gate charging process: 
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Figure 2.10: Measurement setup for input capacitance determination 
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Figure 2.11: Measured (a) and simulated (b) gate charging characteristic for low blocking voltage 
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Interval 1: time before t0 
The constant gate current charges the effective capacitance Cies = CGC_min + CGE_max 
and VCE remains constant. Here, CGE has its maximum value due to the accumulation of 
holes in the p body layer under the gate metalization. CGC has its minimal value because 
the SCR width is maximal. VGC can be calculated using the Kirchhoff 2
nd law for IGBT: 
GC GE CEV V V= − . Eq. 2.6 
Applying a derivative to Eq. 2.6 we get: 
GC GE CEd d d
d d d
V V V
t t t
= − , Eq. 2.7 
and having VCE constant, an important relation for this time interval is obtained: 
GC GEd d
d d
V V
t t
= . Eq. 2.8 
Inserting Eq. 2.8 in Eq. 2.5 and assuming constant capacitance values for this time 
interval, following relation is obtained: 
0 0GE( <t ) GE( <t )
G GC_min GE_max ies_max
d d
( )
d d
t tV V
I C C C
t t
= + = . Eq. 2.9 
From Figure 2.11, the voltage slope is dVCE(t < t0)/dt ≈ 0.322 V/µs and according to Eq. 2.9 
the capacitance is Cies_max = 11.18 nF. 
 
Interval 2: time between t0 and t1 
Here CGE decreases to CGE_min because the carrier accumulation under gate 
metalization vanishes determining a change in voltage slope dVGE/dt. From Figure 2.11 a 
small increase in VCE is observed but this can be neglected and therefore considered as 
constant, making Eq. 2.8 valid also for this case. A different VGE voltage slope is noticed: 
dVGE(t = t0)/dt ≈ 1.662 V/µs. Now Eq. 2.9 becomes: 
= == + =0 1GE( t ) GE( t )G GC_min GE_min ies_min
d d
( )
d d
t tV V
I C C C
t t
, Eq. 2.10 
and we obtain Cies_min = 2.16nF, which corresponds to the data sheet value [43]. There is 
no change in CGC value because the width wj of SCR remains unchanged.  
 
Interval 3: time between t1 and t2 
The Miller plateau is reached, i.e. dVGE/dt = 0, and the constant gate current IG charges 
only the capacitance CGC. From Eq. 2.7 we get: 
GC CEd d
d d
V V
t t
= − , Eq. 2.11 
and inserting Eq. 2.11 in Eq. 2.5, the minimal value for the gate collector capacitance CGC 
is obtained: 
=
=
= − = ≈
CE
CE
G
GC_min( 30 V)
CE( 30V)
3.6 mA
0.165 nF
d / d 21.818 V/µsV V
I
C
V t
. 
To reflect the high-voltage effect on the SCR and further on the Miller capacitance CGC, 
a similar test like in Figure 2.10 was conducted, but with a high VCC = 600 V. The load 
resistance RLoad has been recalculated to allow the same small IC flowing from collector to 
emitter. The measurement is presented in Figure 2.12. The voltage VGE is scaled with a 
factor 10 to obtain a good representation. By calculating the voltage slope dVCE/dt and 
considering Eq. 2.11, the minimal value for the capacitance CGC is obtained: 
=
=
= − = ≈
CE
CE
G
GC_min( 600 V)
CE( 600V)
3.6 mA
44 pF
d / d 81.25 V/µsV V
I
C
V t
. 
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This small value represents the 
extrapolation limit of the CGC characteristic 
for high VCE. For a better approximation of 
the depletion capacitance at high collector-
emitter voltage VCE = 600 V, the 
measurement from Figure 2.12 will be used. 
 
Interval 4: time between t2 and t3 
VCE changes its slope while the gate 
charging is still in Miller-plateau phase 
(dVGE/dt = 0). Eq. 2.11 is valid here too and 
CGC has the following expression: 
=
= − =
= ≈
2
G
GC_max
CE( t )d / d
3.6 mA
7.01nF.
0.5134 V/µs
t
I
C
V t
 
In this time interval, the capacitance CGC 
increases from its minimal to its maximal value, which is determined by the dominating 
oxide capacitance COX, according to Eq. 2.4. In Figure 2.11 it is noticeable that the 
inflection point in VGC characteristic is situated not at 0V but earlier, see Figure 2.13 b). 
This point corresponds to the inflexion of CGC characteristic and is located at: 
CGC GE 2 CE 2(t ) (t ) 6.66 V 10.1V 3.44 VV V V= − = − = − . 
By inserting this voltage into CGC characteristic, Eq. 2.4 becomes: 
Depl. GC CGC
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, for
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C V V
C C C
V V
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. Eq. 2.12 
 
Interval 5: time after t3 
The Miller plateau is left and the gate current IG charges further CGE and CGC. Now, the 
capacitance Cies has following expression: 
ies GE_min GC_maxC C C= + . 
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Figure 2.12: Measured gate charging 
characteristic for high blocking voltage 
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Figure 2.13: Gate-Emitter capacitance (a) and gate-collector capacitance (b) characteristics 
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The simple capacitance-voltage characteristics for CGE and CGC, determined from the 
individual time intervals mentioned before, are presented in Figure 2.13 with red lines. 
Because smother characteristics lead to better simulation results, the following 
approximation is adopted: the capacitance derivative dC/dV is neglected during the 
intervals 1 and 2 for CGE and 3 and 4 for CGC, respectively. Thus, the Eq. 2.5 is strongly 
simplified and further used in Matlab® to calculate the smoothed characteristics during the 
transitions between these intervals; see the blue lines in Figure 2.13. Although the 
obtained results are not exact, the initial and the final value remain unchanged. The 
smoothed characteristics are further used in the IGBT simulation model. 
 
The collector-emitter capacitance CCE has a minor influence on the IGBT switching 
characteristic. However this can be determined using the measurement setup from Figure 
2.14. A constant current diode is used here, too. Having the gate and emitter short-
circuited, the IGBT is blocking and the output capacitance consists of a parallel connection 
between CGC, CCE and diode junction capacitance CDj: 
oes GC CE DjC C C C= + + . Eq. 2.13 
The capacitance CGC has been previously determined and can be included in Eq. 2.13. 
Because the diode cannot be separated from the IGBT chip, CCE and CDj are set equal. 
For further simplification they are approximated by a constant value. In Figure 2.15 the 
simulated and measured curves for VCE are shown. Two points are considered at t1 and t2, 
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Figure 2.14: Measurement setup for output capacitance determination 
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Figure 2.15: Measured (a) and simulated (b) output capacitance charging characteristic 
t1 t2 
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respectively. To determine the capacitance Coes, Eq. 2.14 is used. By reading the value for 
CGC capacitance from Figure 2.13 (b), the collector-emitter capacitance CCE is calculated 
with Eq. 2.15. In Table 2.1 the calculations are detailed for t1 = 1µs and t2 = 2µs. A slight 
change in CCE is observed whereas CGC is changing app. 100% its value. Therefore, a 
constant value of 80 pF is adopted for CCE and CDj in the IGBT simulation model. The 
simulation of the charge characteristic for the output capacitance is presented in Figure 
2.15 (b). A good agreement can be observed between measurements and simulations. 
C
oes
CEd / d
I
C
V t
= . Eq. 2.14 
CE Dj oes GC( ) / 2C C C C= = − . Eq. 2.15 
The maximum reachable voltage with this setup is VCC = 30 V. For higher voltages, the 
CCE and CDj capacitance values are extrapolated with the already-mentioned value. 
 
The values for the Internal gate resistance and the bond-wire resistances are to be 
found in the data sheet. For the chosen module they are: 
G_int 6R = Ω , 
CC'+EE'(switch) CC'+EE'(arm) / 2 2 mR R= = Ω . 
Together with the bond-wire resistance, the total stray inductance for a single switch is 
given LTOT = LσCE = 35 nH. Figure 2.16 (a) shows the considered distribution of this stray 
inductance in the switch-diode connection. First, the dominating stray inductances LC2σ 
and LE2σ are between the module pins and the semiconductor chip. Because the anti-
parallel diode cannot be separated, the stray inductances between this and the IGBT chip 
are also represented: LC1σ and LE1σ. The last one is important because it influences the 
slope dIC/dt of the collector current.  
Table 2.1: Calculation example for output capacitance 
t1 = 1 µs t2 = 2 µs 
CE 22 VV = ; 
GC CE CGC 25.44 VV V V= − + = − ; 
CE
oes 1
d V
12.18 (t ) 267 pF
d s
V
C
t
≈ ⇒ ≈
µ
; 
GC 1 CE Dj(t ) 98 pF 84.5 pFC C C= ⇒ = = . 
CE 11.1VV = ; 
GC CE CGC 14.54 VV V V= − + = − ; 
CE
oes 2
d V
10 (t ) 325 pF
d s
V
C
t
≈ ⇒ ≈
µ
; 
GC 2 CE Dj(t ) 172 pF 76.5 pFC C C= ⇒ = = . 
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Figure 2.16: Stray inductance distribution (a) and LE2σ measurement setup (b) 
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To determine the total stray inductance, the measurement setup from Figure 2.16 (b) is 
used. Here, the stray inductance LE2σ, between auxiliary (EA) and main emitter connection 
(E), is calculated from the measured voltage drop when a constant slope is applied to the 
collector current. This is realized using a buck converter topology and applying a short 
pulse to the gate. A low inductive load is used to get a high rise for IC and therefore, a 
reasonable voltage drop on the small LE2σ. During the measurement, a rise in IC from 0 to 
28.7 A in 30.2 µs was obtained. The gradient dIC/dt = 0.95 A/µs produces a voltage drop 
on LE2σ of app. UEA_E = 14.1 mV. Using Eq. 2.16, the stray inductance is calculated. 
EA_E
E2
C
14.9 nH
d / d
V
L
I t
σ = ≈ . Eq. 2.16 
Further, a symmetrical construction is assumed, i.e. the connection between chip and 
collector has the same length as the one between chip and emitter. Thus, it can be 
considered that they have the same inductance LE2σ = LC2σ. LE1σ and LC1σ cannot be 
determined separately without cutting the physical connection between the IGBT chip and 
the anti-parallel diode. That is why, the individual stray inductances are grouped into LCE1 
and LCE2, like Figure 2.9 (a) shows. The values for both inductances are estimated to be: 
CE1 E2 C2 29.8 nHL L Lσ σ= + = , 
CE2 E1 C1 sCE CE1 5.2 nHL L L L Lσ σ= + = − = . 
 
A passive network is used to model the tail current. As shown in Figure 2.9 (a), the 
current source ITail0 mirrors the current through DOUT. When this current drops to 0 during 
turn-off transient, the energy saved in the inductor LTail will be dissipated in the resistor 
RTail. The diode DTail is providing the freewheel path for the inductor current. The initial 
value ITail0 of this first-order network corresponds to the initial value of the tail current. A 
time constant τ is selected by adjusting the values of RTail and LTail. The current is then 
sensed from RTail and fed back to the IGBT circuit, using a parallel current source ITail. The 
circuit model for the tail current of the anti-parallel diode is based on the same principle 
(see the "D_Tail" indices for corresponding passive network components). The tail-current 
effect of the anti-parallel diode is noticed especially at high junction temperatures. 
Table 2.2: DC-link stray elements Figure 2.17: DC-link capacitor HF-model 
 
ESR = 190 mΩ 
ESL = 20 nH 
CElko = 470 µF 
RBalance = 300 kΩ 
Lσ_DC-link_1 ≈ 29 nH 
Lσ_DC-link_2 ≈ 35.1 nH 
Lσ_DC-link_3 ≈ 34.9 nH 
Lσ_DC-link_4 ≈ 52.3 nH 
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The selected type of IGBT (FS35R12YT3) has a trench field-stop structure and 
therefore is designed for a very low tail-current behavior. Thus, it is difficult to estimate the 
parameters for the tail-current effect. From measurements, a small time constant τ = 30 ns 
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was determined. For the anti-parallel diode, the tail-current behavior can be neglected, 
especially in the case of a long cable connection, because the current is oscillating at the 
inverter output, see Figure 2.21 (b) in section 2.2.1. 
2.1.3 DC link high-frequency parameters 
The stray elements in the DC link have an important influence on the switching 
waveforms. Figure 2.17 presents the distribution of the parasitic elements for the DC-link 
capacitors. An arrangement of 4 electrolytic capacitors (2 capacitors in series and 2 
branches in parallel) was chosen. The resistors RBalance are used to provide an equal 
voltage sharing between the series-connected capacitors. 
Each capacitor can be modeled in HF domain with an additional equivalent-series 
inductor ESL and an additional equivalent-series resistor ESR. These values can be taken 
from data sheets [44]. Together with the stray inductance of copper connections, between 
DC link and IGBT module (Lσ_DC-link_3 and Lσ_DC-link_4 from Figure 2.18), the ESL has a great 
influence on the voltage waveforms during turn-on and turn-off, when a high dIC/dt occurs. 
To avoid this effect, a parallel film-capacitor CSnubber is connected as close as possible 
to the IGBT input terminals. The film capacitors (also called snubber capacitors) have a 
much smaller ESL than the electrolytic ones. By placing them close to the IGBT terminals, 
the effect of the stray inductances is reduced. Table 2.2 summarizes the values of the 
stray elements for the designed DC link. More details about the DC link are offered in 
subchapter 3.1. 
2.1.4 Complete inverter HF-model 
Finally, the inverter HF-model is built by connecting six IGBT models, the DC-link model 
and the rectifier bridge. The complete equivalent circuit is presented in Figure 2.18. The 
individual IGBT equivalent circuits, according to Figure 2.9 (a), are compressed into a sub-
model. The electrolytic capacitors, modeled together with the stray elements, are 
connected via copper stray inductances Lσ_DC-link_3 and Lσ_DC-link_4 to the inverter bridge 
[45]. Six diodes constitute the rectifier bridge at the inverter input, which is further 
connected to the DC-link electrolytic capacitors through Lσ_DC-link_1 and Lσ_DC-link_2. 
C
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E
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E
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G
E
CDC-link
Lσ_DC-link_3
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CSnubber
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S
T
Lσ_DC-link_1
Lσ_DC-link_2  
Figure 2.18: Complete inverter model 
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2.2 Cable simulation model 
The effect of traveling waves along the cable is well known since the early years of 
electrical engineering [46]. This phenomenon was studied especially for transmission-line 
systems for electric energy. Due to the long distances and the high-voltage levels, the 
study of traveling waves phenomena is becoming important. Voltage surges, e.g. caused 
by lightning strikes on simple overhead transmission lines, propagate along the line and 
reflect at the end of the line, leading to the destruction of the connected devices, if no 
protection devices, like voltage arresters, are used. Also, for small power transmission 
systems, like data communication, the effect of traveling waves is known. For example, a 
cable terminator, which equals the cable impedance, is always used in computer networks 
with coaxial cables (10Base2 or 10Base5) or twisted pair cables (10BaseT or successors). 
Thus, the wave reflections are damped and an undisturbed communication is assured. 
The same principle applies for the inverter-fed motors. Roughly approximated, when the 
traveling time of the voltage wave exceeds the rise time of the output voltage, the voltage 
reflections occur at the cable end if the output impedance is larger than the cable 
impedance. Two major approaches can be found in literature: the transmission line model 
[29], where the cable is considered as a transfer function and the wave is transmitted 
between the terminals; the lumped-parameter model which uses a ladder equivalent circuit 
to simulate the traveling wave [31]. 
2.2.1 Transmission-line model 
In [29] and [39], the so-called “bounce diagram”, which represents a particular case of 
the well-known Bewley diagram [30], is presented. The propagation of the incident and the 
reflected voltage waves is considered as a function of both time and space. This model is 
very intuitive to understand the phenomenon of traveling wave. The setup from Figure 2.19 
is considered, where a voltage source injects a voltage waveform along the cable (cable 
impedance ZC). A load with impedance ZL is connected at the other end of the cable. 
Figure 2.20 shows the bounce diagram. The cable length is l and the propagation delay 
of the wave, from one end to the other, is p ' 't L C= ⋅ ⋅l . The cable is assumed to have no 
dispersions (losses). L’ and C’ are the phase inductance and capacitance of the cable per 
unit length, respectively. The inverter impresses a voltage V(t) to the cable, which is 
transformed in the Laplace domain V(s). Starting from t = 0 and x = 0 (inverter side), the 
voltage waveform V1 travels through the cable, Eq. 2.17. At t = tp, the first incident wave 
arrives at the cable end, delayed by the exponential function. Here, a reflection with the 
coefficient KL occurs and the wave travels back to the inverter, Eq. 2.18. The reflection 
coefficient will depend on the cable and load impedances, Eq. 2.19. 
p s
1( ,s) (s) e
t
V V
− ⋅ ⋅
= ⋅
x
lx , Eq. 2.17 
p
p
s2 s
2 L( ,s) K (s) e e
tt
V V
⋅ ⋅− ⋅= ⋅ ⋅ ⋅
x
lx , Eq. 2.18 
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Figure 2.19: Transmission line setup 
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At time t = 2tp, V2 reaches at the source side and reflects with a different coefficient KS, 
resulting in a new wave V3, that travels from source to load: 
p
p
s2 s
3 S L( ,s) K K (s) e e
tt
V V
− ⋅ ⋅− ⋅= ⋅ ⋅ ⋅
x
lx . Eq. 2.20 
The reflection coefficient depends on the source and cable impedances: 
S C
S
S C
K
Z Z
Z Z
−
=
+
. Eq. 2.21 
Propagating for the second time from source to load, the traveling wave reaches the 
load side of the cable at the time instant t = 3tp and will reflect again with the coefficient KL. 
Traveling from load back to the inverter side for the second time, the wave V4 reaches at 
inverter at time t = 4tp: 
p
p
s4 s2
4 S L( ,s) K K (s) e e
tt
V V
⋅ ⋅− ⋅= ⋅ ⋅ ⋅
x
lx . Eq. 2.22 
In this way, the voltage on the cable is represented as a sum of infinite reflections. In 
VSI drives, the inverter represents the voltage source and the motor is connected at the 
other end of the cable as load. The inverter can be seen as a short circuit, connecting 
either plus or minus of the DC link to output. Therefore the inverter impedance is very 
small (ZS ≈ 0). On the contrary, the motor input impedance is larger than the cable 
impedance, especially for low-power motors. This leads to the following condition: 
ZL >> ZC. Inserting these conditions in Eq. 2.21 and Eq. 2.19 we obtain: 
SK 1≈ −  and LK 1≈ . 
By adding the incident and the reflected voltages at the motor terminals we get: 
p p
p
s s
1 2 L( ,s) ( ,s) ( ,s) (1 K ) (s) e 2 (s) e
t t
t t
V V V V V
− ⋅ − ⋅
=
= + = + ⋅ ⋅ ≈ ⋅ ⋅l l l . 
The voltage has double amplitude and is delayed with tp time interval. This corresponds 
to the time instant tp, in Figure 2.21 (a). The time reference (t = 0) is set at the time instant 
where the inverter output voltage starts to increase. Further change in the motor voltage 
occurs at time instant 3tp, where the voltage has the expression: 
p
p p p
3 s2
3 4 S L S L3
( ,s) ( ,s) ( ,s) ( ,s) ( ,s) (K K K K ) (s) e 0
t
t t t t t t
V V V V V V
− ⋅
= = =
= + + = + + ⋅ ⋅ ≈l l l l l  
and will reach the 2VDC value again at time instant 5tp. Thus, the voltage will oscillate at 
the motor terminals with the period 4tp, see Figure 2.21 (a). In a similar way, the voltage at 
the inverter output can be calculated. The voltage waveform V(s) is injected to the cable at 
V(s)0 x
t
tp
2tp
3tp
4tp
V1(l,s)
V2(l,s)
V2(0,s)
V3(0,s)
V3(l,s)
V4(l,s)
V4(0,s)
V 1(x,s)
V 3(x,s)
V
2
(x ,s)
V
4
(x ,s)
x = 0 (inverter output) (motor terminals) x = l
 
Figure 2.20: Transmission line bounce diagram between source and load 
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time t = 0. After reflecting at the motor side, the wave reaches the inverter and reflects with 
the coefficient KS, generating the total voltage at the inverter terminals: 
p p
p
2 s 2 s
2 3 L S L2 0
(0,s) (s) (0,s) (0,s) (1 K K K ) (s) e (s) e
t t
t t t
V V V V V V
− ⋅ − ⋅
= =
= + + = + + ⋅ ⋅ ≈ ⋅ . 
It can be noticed that the voltage amplitude remains the same also at t = 2tp. Further, after 
traveling four times from inverter to motor and back, the voltage waveform is: 
p p
p p
4 s 4 s2 2 2
4 5 S L S L4 2
(0,s) (s) (0,s) (0,s) (1 K K K K ) (s) e (s) e
t t
t t t t
V V V V V V
− ⋅ − ⋅
= =
= + + = + + ⋅ ⋅ ≈ ⋅ . 
In conclusion it can be said, that the reflection coefficient LK 1≈  determines at the 
motor terminals voltage oscillations with double amplitude. The reflection coefficient 
SK 1≈ −  leads at the inverter side to no voltage oscillations, see Figure 2.21 (a). 
The successive voltage gradients will determine displacement currents in the cable 
stray capacitances. Thus, current traveling waves are also impressed to the cable, 
oscillating at inverter side with twice the displacement current amplitude IDisp and no 
oscillating at the motor side, due to current reflection coefficients KS and KL, see Figure 
2.21 (b). Assuming the same relations between the inverter, cable and motor impedances 
in VSIs (ZS ≈ 0 and ZL >> ZC), these coefficients are finally approximated as shown earlier: 
SK 1≈ −  and LK 1≈ . 
2.2.2 Lumped-parameter model 
Despite the fact that the transmission-line model, presented above, is easy to 
implement and allows fast simulations, it cannot describe entirely the internal phenomena 
of the cable such as: mutual coupling between individual cable conductors, capacitive 
couplings between two conductors and between each conductor and earth, cable 
V(t)
t
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0 tp 3tp
4tp
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inverter side voltage
motor side voltage
...
 
t
I(t)
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inverter side current
motor side current
0 tp
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3tp
4tp
5tp ...
0
-IDisp  
(a) (b) 
Figure 2.21: Theoretical waveforms for voltage (a) and HF-current (b) at ideal cables 
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Figure 2.22: Γ equivalent circuit for lumped parameter cable model (a) and 3-phase cable model (b) 
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asymmetries due to different layouts, cable losses at high frequencies due to skin and 
proximity effects, etc. Therefore, a more complex model is required. This can be achieved 
with a lumped-parameter model, where the cable is regarded as a ladder connection of 
individual Γ equivalent circuits. Such an equivalent circuit is shown in Figure 2.22 (a). R‘ 
and L’ represent the phase resistance and inductance of copper string per unit length. C’ 
and G’ stand for capacitance and conductance per unit length between line and ground. 
Connecting three Γ circuits, like in Figure 2.22 (b), an equivalent circuit for the three-
phase transmission system (cable) is obtained. Here, the conductance between two wires 
is neglected because is very small (Gij ≈ 0). Moreover, additional components are 
considered: the inductive coupling between conductors represented by Mij; the capacitive 
coupling between conductors simulated with Cij; the capacitive coupling between each 
conductor and ground represented by Ci0, (i and j = 1a3 stand for conductor number). The 
inductances for Protective Earth (PE) and shield are neglected, because they carry a 
current much smaller (ideally zero) than the load current. 
Additionally, RL ladder blocks are used to simulate the skin and proximity effects at high 
frequencies. These will determine a resistance and inductance variation with frequency. 
More details will be given in section 2.2.5. The remaining inductance Li_HF represents the 
longitudinal inductance of the conductor, measured at high frequency. 
The model is developed as a connection of several equivalent Γ circuits in a ladder 
structure. The number of chosen Γ circuits determines the quality of the simulated 
waveforms, i.e. a bigger number leads to a better accuracy. The parameters of a single Γ 
circuit have normalized values, depending on the chosen length of the Γ section. 
To determine the minimum necessary number of Γ sections for a desired accuracy, 
following consideration is made: the voltage waveform is simplified using a trapezoidal 
function; see Figure 2.24 (a). The characteristics of the waveform are: the rise time tr and 
the period T. The period is assumed to be much larger than the rise time (T >> tr), usually 
being around the inverse of a few kHz (IGBT switching frequency). Thus, a Fourier 
analysis shows that the voltage harmonics, which have to be considered, exists mainly in 
the frequency range fs < f < fco, where fco stands for cutoff frequency. Assuming a low-loss 
cable (R’<<XL’), the cutoff frequency equals the resonance frequency of the cable [47]: 
l
l
ω ω pi ⋅ ⋅
= ≈ = = =
pi pi pi ⋅ ⋅
co 0
co 0
/(2 ' ') 1
2 2 2 4 ' '
L C
f f
L C
. Eq. 2.23 
If R’, L’ and C’ are assumed to be frequency independent, then the cable transmission 
is linear, allowing all harmonic components to travel with the same speed vC. The 
propagation speed of the wave is given by: 
C
p
1
' '
v
tL C
= =
⋅
l
, where l represents the total length of the cable. Eq. 2.24 
For simplifications, the cutoff frequency is roughly approximated in direct relation to the 
highest harmonic given by the rise time: fco ≈ 1/tr [34]. Further, the wavelength associated 
to a waveform depends on the cable parameters (for low-loss cables) [47]: 
2 2
' 'L C
pi pi
λ = =
β ω
, Eq. 2.25 
where β is the phase constant of the voltage wave. The smallest wavelength of the highest 
harmonic is obtained by including Eq. 2.23 and Eq. 2.24 in Eq. 2.25: 
pi
λ = = = ⋅
ω
C
min C r
coco
2
' '
v
v t
fL C
. Eq. 2.26 
In [48], the critical length is determined as a function of minimal wavelength of the 
fastest transient and desired accuracy, namely the relation between the variation of the 
electrical field dE, along the length of the Γ segment, and electric field at segment input E: 
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l
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Inserting Eq. 2.26 in Eq. 2.27, the relation for the critical length is obtained: 
l
⋅ = ⋅  pi 
C r
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d
2
v tE
E
. Eq. 2.28 
By analyzing the sinus wave of the highest harmonic, one can say that a sinus can be 
approximated using at least 4 points, see Figure 2.24 (b). Therefore, a minimum number of 
5 segments should be chosen. However, in [49] a factor of 10 segments per minimum 
wavelength is suggested. Concluding, it can be said that the selection of the number of 
segments is a compromise between the desired accuracy and the simulation burden. An 
increased number of segments leads automatically to longer simulation times. But there is 
also a limit, namely the minimum segment length should always be always five times less 
than the minimum wavelength λmin. The minimum wavelength corresponds to the highest-
order harmonic of the voltage waveform. 
Another important aspect, regarding the relation between cable length, transient time 
and voltage amplitude at the motor terminals, was given in literature. The equations in 
Laplace domain for the reflected voltage at motor terminals were presented previously in 
Eq. 2.17 - Eq. 2.22. An essential condition for voltage amplitude of 2 pu is found in [31]: 
=
= = ⋅ + ⋅
p
mot_peak mot DC p r L(1 ( / ) K )t t
V V V t t , for p rt t<  and Eq. 2.29 
p
mot_peak mot DC L(1 K )t t
V V V
=
= = ⋅ + , for p rt t≥ . Eq. 2.30 
2.2.3 Parameter identification – Capacitances 
The cable partial capacitances can be determined using analytical calculations, finite 
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Figure 2.23: Conductors in free air: mirror image configuration (a) and partial capacitances (b) 
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Figure 2.24: Assumed voltage signal (a) and sinus wave of highest relevant harmonic 
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element simulations or direct measurements on a piece of cable. The first and the latter 
will be detailed further. Different cable configurations are investigated to show the reliability 
of the chosen methods. Also, for different cable layouts (ground displacement) and 
asymmetries (different distances between conductors), several approaches are used for 
the cable analysis. 
The analytical calculation of the cable partial capacitances is based on the mirror-
image method [50]. The main idea consists in superposition of the individual potentials 
when the electric field is not disturbed. For exemplification, the simple case of two 
conductors (1 and 2) is analyzed (Figure 2.23). Considering the cross section of the 
conductors, they can be replaced by the circular charge sources Q1 and Q2. A 
homogenous equipotential surface represents the ground plane. The mirror images of 
each electric source are located with respect to the equipotential surface (1’ and 2’) and 
have reversed polarity as the original sources (i.e. –Q1 and –Q2). The distances between 
the two electro-static sources and ground plane are shown in Figure 2.23 (a). The 
configuration of the partial capacitances is presented in Figure 2.23 (b): between the 
conductors (C12) and between conductors and ground (C10 and C20). 
Based on the geometrical configuration from Figure 2.23 (a), following potential 
equations are considered, regarding the conductor diameters d1 and d2, respectively: 
1
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, Eq. 2.31 
where a homogenous air space between conductors is assumed, and l is the considered 
length of the section. Usually l is considered 1 meter for simplifications of the calculations. 
Solving the equation system Eq. 2.31 for Q1 and Q2, we obtain: 
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The electric charge for conductor 1 is a sum of potential differences with respect to the 
other sources multiplied by the partial capacitances C12, C13, C14, etc.: 
1 12 1 2 13 1 3 14 1 4( ) ( ) ( ) ...Q C C C= ϕ − ϕ + ϕ − ϕ + ϕ − ϕ + . Eq. 2.33 
Transforming Eq. 2.32 in a similar expression like Eq. 2.33, we obtain: 
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from which, the expressions of the partial capacitances can be extracted: 
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The phase capacitance is defined as the equivalent capacitance of the entire system 
depending on the application type [50]. For example, in Figure 2.23 (b) two applications 
are analyzed: case1 when the voltage waveform is applied between the two conductors 
and case2 when voltage waveform is injected between conductor 1 and ground. 
10 20
ph_case1 12
10 20
C C
C C
C C
= +
+
 and 12 20ph_case2 10
12 20
C C
C C
C C
= +
+
. 
Particular cases may be derived when certain conditions are imposed: 
 2 conductors in air far from equipotential surface (hx >> dx) leads to negligible 
conductor-earth capacitances; 
 the same distance between conductors and ground (hx = dx) determines 
simplified relations for the partial and the phase capacitances. 
Another theoretical example is offered in [50] regarding a shielded three-phase cable (3 
conductors). Here, the equipotential surface is no longer a plane but surrounds the 
conductors. The geometrical configuration for the mirror-image method is shown in Figure 
2.25 (a). The conductors are similar in this case (same diameter d), the distance between 
the center of the conductor and the center of the cable is a, while the shield has the 
diameter D. The mirror images are located at the distance b = D2 / 4a and the medium 
between conductors is no longer air. Thus, the distances r1 and r1’ must be determined for 
the calculation of the partial capacitances from Figure 2.25 (b): 
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Using Eq. 2.35, the system of equations for the electro-static potentials is obtained: 
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Figure 2.25: Three-phase cable: mirror images configuration (a) and partial capacitances (b) 
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The potential of the shield can be defined as: 
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. Eq. 2.37 
Under the consideration of the potential difference, a variable change is used:  
Vi = ϕi - ϕ0. Inserting Eq. 2.37 in Eq. 2.36 the system of equations for potential differences 
can be written: 
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and in matrix form: 
= ⋅V K Q , 
where K represents the coefficient matrix and depends on the geometrical construction. 
The following simplification will be considered due to the cable layout: the capacitances 
between conductors and shield are set equal 0 10 20 30C C C C= = =  and between two 
conductors also 1 12 23 13C C C C= = = . 
By extending Eq. 2.33, the electric charge is obtained as a function of partial 
capacitances and potential differences: 
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, Eq. 2.39 
and in matrix form: 
= ⋅Q C V . 
Multiplying Eq. 2.39 with the inverse of the capacitance matrix C-1, we get: 
= ⋅-1V C Q , Eq. 2.40 
and comparing Eq. 2.40 with Eq. 2.38, the partial capacitances are obtained from the 
coefficient matrix K: 
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2.2.3.1 Shielded cables with more than 3 conductors 
In practice, three-phase cables with only three conductors are used on a small scale. 
Instead, cables with four and five conductors are met, where additional conductors are 
used to connect the neutral (N) point and/or the protective earth (PE). To calculate the 
partial capacitances for this type of cables, the method presented previously has to be 
adapted to new cable layouts. 
First, the case of a four-conductor cable is considered. The cable cross-section is 
shown in Figure 2.26 (a). The three diameters are measured on a cable example 
(Motorflex YSLYCY-JZ 600/100V, 6 mm2): d1 = 14.6 mm, d2 = 5.2 mm, d3 = 2.8 mm. 
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Based on the physical dimensions, the distances in the geometrical configuration are 
determined for the mirror-image method, see Figure 2.26 (b). Here, the conductor images 
are built with respect to shield at the distance b = D2 / 4a from the cable center: 
1 2r a= , 
2 2
1 'r a b= + , 
2 2r a= , 2 'r a b= + . 
In a similar way like the case with 3-conductor cable, the coefficient matrix is obtained, 
considering both conductor potential and shield potential. The relation between the 
potential differences and the electrical charge of conductors can be written in matrix form: 
= ⋅V K Q , 
where the coefficient matrix K has the dimension equal to the number of conductors. The 
following expression results: 
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Figure 2.26: Cross-section of a 4-conductor shielded cable (a) and geometrical configuration (b) 
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Figure 2.27: Partial capacitances for 4-conductor (a) and 5-conductor (b) shielded cable 
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In this case there are three types of partial capacitances: between conductors and 
shield 0 10 20 30 40C C C C C= = = = , between two neighbor conductors 
1 12 23 34 14C C C C C= = = =  and between two distant conductors 2 13 24C C C= = , see 
Figure 2.27 (a). The matrix of the partial capacitances has the following expression: 
0 1 2 1 2 1
1 0 1 2 1 2
2 1 0 1 2 1
1 2 1 0 1 2
2
2
2
2
C C C C C C
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 − + + − − =
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 
− − − + +  
C . 
Finally, by comparing matrix K with matrix C-1, the partial capacitances are determined: 
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Figure 2.28: 5-conductor shielded cable cross section (a) and geometrical configuration (b) 
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Another case is the use of a five-conductor cable (LAPP Classic 115CY, 2.5 mm2), 
whose cross section is shown in Figure 2.28 (a): d1 = 8.1 mm, d2 = 3 mm, d3 = 1.6 mm. 
The distances used for the mirror-image method have the following expression, see Figure 
2.28 (b): 
1 1.18r a= ⋅ , 
2 2
1 ' 0.6r a b ab= + − ⋅ , 
2 1.9r a= ⋅ , 2 ' 0.9r a b= ⋅ + . 
The shield potential in this case is: 
0 1 2 3 4 5(1/ 2 )( )ln( / 2 )l Q Q Q Q Q D aϕ = piε ⋅ + + + + , 
which, inserted in the potentials equation system, similar to Eq. 2.36, determines further 
the matrix form of the equation system for potential differences = ⋅V K Q . The coefficient 
matrix is now expressed as: 
1
2
x y z z y
y x y z z
z y x y z
z z y x y
y z z y x
 
 
 
 =
piε ⋅  
 
  
K
l
, 
where the matrix elements are: 
4 ( )
ln
a b a
x
Dd
−
= ; 
2 22 0.6
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1.18
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D
+ −
=
⋅
 and 
2(0.9 )
ln
1.9
a b
z
D
⋅ +
=
⋅
. 
In this case can be noticed, that the terms of the matrix K are slightly different from 
those in the 4-conductor case. The diagonal term is similar while the off-diagonal terms are 
slightly differing due to the pentagon cable layout. Also in this case, the matrix dimension 
is equal to the number of conductors. Now, the partial capacitances (Figure 2.27 (b)) are 
approximated and their number reduced to three: 
- between conductors and shield 0 10 20 30 40 50C C C C C C= = = = = ; 
- between two neighbor conductors: 1 12 23 34 45 15C C C C C C= = = = = ; 
- between two distant conductors: 2 13 14 24 25 35C C C C C C= = = = = . 
Thus, the equation system for electric charge is simplified to: 
= ⋅Q C V , 
where the matrix of the partial capacitances has the following form: 
0 1 2 1 2 2 1
1 0 1 2 1 2 2
2 1 0 1 2 1 2
2 2 1 0 1 2 1
1 2 2 1 0 1 2
2 2
2 2
2 2
2 2
2 2
C C C C C C C
C C C C C C C
C C C C C C C
C C C C C C C
C C C C C C C
+ + − − − − 
 − + + − − − 
 = − − + + − −
 
− − − + + − 
 − − − − + + 
C . 
Further, the inverse matrix C-1 is compared with the coefficient matrix K and the three 
partial capacitances are determined. Due to the high order of the equation systems, the 
analytical relations for C0, C1 and C2 are not presented here. Their values are directly 
obtained from numerical computations, e.g. Matlab®. 
An approximation method for 5-conductor cables is to reduce the system order by 1 
considering that two of the conductors are short-circuited, e.g connected to ground. Thus 
the relations from 4-conductor cable can be applied with satisfactory results. 
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2.2.3.2 Unshielded cables 
The unshielded cable is a different topology, where only a thick insulation jacket 
surrounds the conductors. Therefore, the equipotential surface is represented, in this case, 
by a distant surface (the earth). This leads to the condition distance conductor-
ground >> distance conductor-conductor, which in turn determines simplifications in the 
potentials equation systems. For example a 4-conductor unshielded cable is considered 
(PURWIL, 6 mm2). The cable dimensions are: conductor diameter d = 3.18 mm and 
distance a = 3.5 mm. The geometrical configuration is shown in Figure 2.29 (a) and the 
partial capacitances in Figure 2.29 (b). The distances for the mirror-image method are: 
1 2r a= , = −1 1' 2 2r h a , 2 2r a=  and = − +
2 2
2 1' (2 2) 2r h a a . 
First, by assuming a distant equipotential surface, h1 and h4 can be approximated to be 
equal ( 1 4h h h≈ = ). The ground potential is calculated as follows: 
0 1 2 3 4
1
( )ln 0
2
h
Q Q Q Q
h
ϕ = + + + =
piε ⋅ l
. 
This leads further to the system of equations similar to Eq. 2.36: 
= ⋅K Qϕ . 
It can be noticed that, in this case, the coefficient matrix connects directly the potential 
matrix and the electric-charge matrix, having the following expression: 
1 2 3 4
2 1 4 3
3 4 1 2
4 3 2 1
1
2
x x x x
x x x x
x x x x
x x x x
 
 
 =
 piε ⋅
 
  
K
l
, 
where the matrix elements are: 
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Figure 2.29: Geometrical configuration (a) and partial capacitances connection (b) 
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The number of partial capacitances is reduced to three when a symmetrical construction 
is considered: between conductors and ground 0 10 20 30 40C C C C C= = = = , between two 
neighboring conductors 1 12 23 34 14C C C C C= = = =  and between two distant conductors 
2 13 24C C C= = . The partial capacitance matrix C has a similar form like in the case of 4-
conductor shielded cable. Comparing the inverse matrix C-1 with the coefficient matrix K, 
the partial capacitances are obtained. Due to the initial assumption h >> a, the conductor-
ground capacitance is very small and hence it can be neglected. 
The obtained values are presented later in Appendix (subchapter 7.1), along with 
measurement and FEM results, for all types of discussed cable topologies. 
2.2.3.3 Measurement of partial capacitances 
In order to check the analytical results, several measurements at cables are conducted. 
An RLC-meter is used for capacitance, inductance and resistance measurements directly 
at the cable sample, whose length should be optimal in order to obtain good results. It is 
desired to carry out measurements for a wide frequency spectrum in order to get the 
parameters variation with frequency. But when the applied frequency is close or equal to 
the resonance frequency f0 of the cable, then the results are distorted. In [47] following 
types of cables are defined, with respect to phase constant β, wavelength λ and length l,: 
- λ/2 cables where , 1,2,3... / 2n n nβ ⋅ = ⋅ pi = ⇒ = λ ⋅l l ; 
- λ/4 cables where (2 1) / 2, 1,2,3... (2 1) / 4n n nβ ⋅ = − ⋅ pi = ⇒ = λ ⋅ −l l . 
It can be noticed that the cables contain different resonance and anti-resonance points. 
The first resonant frequency occurs at n = 1. Knowing that: 
0 ' 'L Cβ = ω , Eq. 2.41 
and replacing Eq. 2.41 in λ/4 cable condition, the first resonance frequency is obtained: 
0 1/(4 ' ')f L C= ⋅l . 
Here, L’ and C’ represent the phase values of inductance and capacitance per unit 
length. For example the 5-conductor shielded cable (LAPP Classic 115CY, 2.5mm2) is 
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Figure 2.30: CM (a) and DM (b) configurations for capacitance measurements 
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considered. L’ and C’ are approximated to be: L’ ≈ 260 nH/m and C’ ≈ 160 pF/m, (details 
are offered in Appendix, section 7.1.1). Considering now two different cable lengths, the 
first resonance frequency is obtained: 
- for l = 35m, f0 ≈ 1.1 MHz; 
- for l = 1m, f0 ≈ 38.7 MHz. 
It can be concluded that, using a cable length of 1m the cable parameters can be 
measured up to a frequency of app 30 MHz without errors. By increasing the length of the 
cable sample, the measurable range decreases. On the other hand, a minimum cable 
length has to be considered, as the measurement device reaches its sensing limit. Further, 
samples of 1m have been chosen to provide accurate results for all the cables. 
The partial capacitances are impossible to measure individually without eliminating the 
effect of the others. Therefore, following configurations are used to determine the 
equivalent capacitances. They are calculated in parallel from the analytical values of 
partial capacitances and finally compared with the measured ones. First, the so-called 
common-mode (CM) configuration consists in measuring one conductor against all the 
others, which are short-circuited to the shield at the measuring side of the cable; see 
Figure 2.30 (a). It must be mentioned that, the remote cable end must be left opened to 
prevent circular currents. Thus, the equivalent capacitance CA is obtained: 
A 0 1 22 2C C C C= + + . 
Second, the differential mode (DM) connection is implemented when three conductors 
are short-circuited and the capacitance is measured between them and the remaining two 
connected to the shield (see Figure 2.30 (b)), obtaining the equivalent capacitance CB: 
B 0 1 23 2 4C C C C= + + . 
The partial capacitances present a slight variation with frequency due to variable losses 
in the dielectric. Considering this changes to be small in comparison with the capacitance 
value, the capacitances can be assumed constant for the entire frequency spectrum. 
2.2.4 Parameter identification - Inductances 
Longitudinal inductances have an important role in modeling the cable, as they 
determine together with the capacitances the voltage wave propagation delay 
p ' 't L C= ⋅ ⋅l  and hence, the wave oscillation period. Unlike capacitances, the inductance 
values depend strongly on frequency, mainly due to the skin and proximity effect, i.e. for 
low frequency the inductance value is high and decreases with increasing frequency. 
In [50], an analytical method is proposed for the inductance calculation. For 
exemplification, the geometrical displacement of conductors from the 5-conductor shielded 
cable is used (LAPP Classic 115CY, 2.5 mm2). The inductance can be split into self-
inductance Lii of the conductor and mutual inductance between two conductors Lij, like 
Figure 2.31 (a) shows. Here, i and j = 1a5 represent the indices of the cable conductors. 
The geometric configuration, for calculating both inductances, is shown in Figure 2.31 (b). 
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Figure 2.31: Self and mutual inductances (a); geometrical configuration (b) for inductance calculation 
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This inductances are calculated using the distances between conductors and the 
conductor diameter. First, the value for low frequencies is determined considering 
additionally the internal inductance (term µr/4): 
0 i0 r
ii_LF
0
2
0 i0 r
ij_LF
0 ij
(ln ),
4
(ln ).
2 4
r
L
r
r
L
r r
µ ⋅ µ
= +
pi
µ ⋅ µ
= +
pi
l
l
 Eq. 2.42 
 The conductor radius is r0 and µ0 stands for the magnetic permeability of the air. For 
high frequency, due to the skin effect, the current flows only at the surface of conductor. 
Therefore, the internal inductance is close to zero and the term µr/4 is neglected: 
0 i0
ii_HF
0
2
0 i0
ij_HF
0 ij
ln ,
ln .
2
r
L
r
r
L
r r
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µ ⋅
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l
l
 Eq. 2.43 
The phase inductance is important for the calculation of the wave propagation delay and 
can be calculated from self and mutual inductance, see Eq. 2.42 and Eq. 2.43: 
ij0 r
ph_LF ii_LF ij_LF
0
2( ) (ln )
4
r
L L L
r
µ ⋅ µ
= − = +
pi
l
, 
ij0
ph_HF ii_HF ij_HF
0
2( ) ln
r
L L L
r
µ ⋅
= − = ⋅
pi
l
. 
Eq. 2.44 
The cable inductances can be determined also by direct measurements at the cable 
sample. Actually the phase inductance is measured with the RLC meter as the self and 
mutual impedances cannot be separated from the cable bundle. The cable length should 
be short to prevent false measured values due to the resonance points. Moreover, due to 
the geometrical configuration of cables with more than 3 conductors, two types of phase 
inductances are distinguished: between two neighbor conductors and between two distant 
conductors. As it can be seen from Eq. 2.42 and Eq. 2.43, the influence of mutual 
inductance decreases with increasing the rij distance. This, in turn, determines larger 
phase inductances, like Eq. 2.44 shows. A measurement example is given for the 5-
conductor shielded cable (LAPP Classic 115CY, 2.5 mm2). In Figure 2.32 (a) the 
measurement of the phase inductance between two adjacent conductors is shown, 
whereas the other case is illustrated in Figure 2.32 (b). The measured phase inductances 
have the following expressions: 
A 11 122( )L L L= − , B 11 132( )L L L= − . Eq. 2.45 
The opposite conductor ends are short-circuited to build the measurement loop. The 
remaining conductors are left unconnected at both ends to prevent any loop that might 
influence the measurements as an additional secondary winding. 
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Figure 2.32: Phase inductance measurements for adjacent (a) and distant (b) conductors 
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2.2.5 Parameter identification - Resistances 
The cable losses influence the wave attenuation along the cable and distort the ideal 
voltage waveform. Therefore, it is important to include the resistances to the cable model, 
as they are frequency dependent and increase dramatically with the frequency. The main 
reason for this increase represents the skin effect. Moreover, when conductors are close 
to each other in a cable bundle, the proximity effect determines a further increase of the 
resistance. 
When high frequencies are used, the current tends to flow at the surface of conductor 
and a greater current density at the conductor surface (skin) than at its core is determined. 
The average depth, where current flows, is called skin depth. A consequence of the skin 
effect represents the increase of effective resistance and decrease of self-inductance. The 
main cause for the skin effect represents the eddy currents inside the conductor core, 
which increase with increasing frequency. The proximity effect determines the current in 
one conductor to be influenced by surrounding conductors and to flow on constrained 
regions at high frequencies. If the currents in two adjacent conductors flow in opposite 
directions, they will preferentially flow along the sides of the conductors that are facing 
each other. As a consequence, the effective resistance of the conductor increases. 
In [51], a time-domain mathematical model is proposed to simulate the skin effect, 
which is based on dividing the conductor’s cross-section into a finite number n of 
concentric sectors. A current density corresponds to each sector at a certain frequency. 
The cable cross-section is then modeled with a RL ladder circuit of n resistances and n-1 
inductances. A more practical approach is offered in [52], where the cable is divided in four 
concentric sections, like Figure 2.33 (a) shows. The corresponding RL ladder circuit is 
presented in Figure 2.33 (b). It consists of four resistances Ri_LD for each sector and 
inductances Li_LD for couplings between each sector. In DC transmission (frequency 0), the 
inductances behave like short circuits and the equivalent resistance is give by the parallel 
connection of all four resistances. As the frequency increases so does the impedance of 
the coupling inductances. At high frequency they are seen as opened circuits and the 
equivalent resistance is given only by R1_LD. 
Next, the calculation algorithm from [52] is presented. Following assumptions are taken 
considering the size of each concentric sector: 
4_LD 3_LD 2_LD 1_LDR R R R< < < , 
3_LD 2_LD 1_LDL L L> > . 
Each sector is chosen so that Ri_LD/Ri+1_LD = kR, i = 1a3, i.e. the resistance values are 
set proportional. The first constraint is that the DC resistance of the ladder should be equal 
with the DC resistance of the conductor RDC. The first resistance of the outer segment is 
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Figure 2.33: Conductor’s cross-section (a), circuit for skin effect (b); proximity effect calculation (c) 
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set 1_LD R DCR R= α ⋅ , where αR represents the first proportionality constant. The 
equivalent DC resistance is calculated from the parallel connection of four resistances 
Ri_LD and is given by the cubic function: 
3 2
R R R Rk k k (1 ) 0+ + + − α = . Eq. 2.46 
Thus, for a given αR, the resistance ratio kR is determined. Further, a similar 
proportionality is chosen also for inductances: Li_LD/Li+1_LD = kL, i = 1...2. The second 
constraint for ladder circuit refers to inductances: the low-frequency ladder inductance 
should be equal to the low-frequency internal inductance LLF of the conductor. The first 
inductance is set 1_LD LF L/L L= α , where αL is the second proportionality constant. The 
inductance ratio kL can be determined from Eq. 2.47, if the resistance factor kR is known: 
222 2 2 2
L R L R R R R
1 1 1 1 1 1 1
1 1 1 1 0
k k k k k k kL
                 + + + + + − α + + =          
                 
. Eq. 2.47 
The proportionality factors αR and αL depend on the wire radius and the skin depth 
(which depends on frequency, permeability and conductivity). They are used for a curve 
fitting by comparing the analytical result with the measurements at a single conductor. 
For the proximity effect the geometric arrangement from Figure 2.33 (c) is considered, 
where 2d represents the distance between 2 conductors and r is the radius of the 
conductor. The angle θ characterizes the dominant area, inside that the magnetic field 
between the 2 conductors will close, and can be calculated based on these distances 
using the following relation: 
2
arcsin( 1 )
2
r
d
θ  = −  
 
. Eq. 2.48 
Further, the proportionality relation between the angle θ and the complete angle 2pi 
(360°) can be expressed, using also Eq. 2.48, as follows: 
2
1
arcsin( 1 )
2
r
d
θ  ζ = = ⋅ −  pi pi  
, Eq. 2.49 
and, using this factor ζ ∈ (0, 1), the previous ladder circuit parameters are adjusted: 
_LD _LD _LD _LD' / ; ' / ; 1,4 and 1,3i i j jR R L L i j= ζ = ζ = = . Eq. 2.50 
The cable parameter values are summarized in Appendix, subchapter 7.1. For all the 
cable types, discussed in this work, the analytical and measured values are given in a 
table format. Moreover, parameters calculated with numerical methods, such as finite 
element simulations, are also offered. This work is a part of research collaboration 
between four institutes. Therefore, numerical parameter identification, using Finite Element 
Method (FEM) was implemented in a parallel research project [53] and will not be further 
detailed. 
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2.3 Motor simulation model 
The electrical motor represents the third component of an electric drive. It converts the 
electric energy coming from the inverter to mechanical energy or reverse when it is 
operated as a generator. First converter-fed electric machines were the DC motors with 
brushes. They became obsolete with the time because of large dimensions and 
maintenance and were replaced by induction motors. From these, the squirrel cage 
induction machine is mostly used in industry due to its low cost and relative high efficiency. 
Unlike DC-motors, the induction motors present a three-phase stator winding which can be 
fed directly from grid or using electric converters to obtain variable torque and speed. An 
alternative to induction motors represents the permanent magnet synchronous motors 
(PMSM). Their cost is higher compared to induction motors, because the rotor flux is 
produced by the permanent magnets placed on the rotor. However, the PMSMs are easier 
to control and show a higher efficiency. Further, induction motors will be analyzed. 
Simulation models for induction motors, based on the stator and rotor equations, are 
well known in literature. They are used to design and test modulation techniques and/or 
different control methods. But, these models are valid only for the fundamental frequency 
range (up to few hundred Hz). To analyze the HF phenomena (frequency range around 
1 MHz), models based on the parasitic elements should be considered. Of great 
importance is the simulation of the motor input impedance ZL. This impedance together 
with the cable impedance ZC determines the reflection coefficient at the motor cable end 
KL and the voltage wave behavior on the cable (Eq. 2.19). The motor input capacitance 
plays an important role for the wave oscillation period on the cable, as it alters the wave 
propagation speed. Measurements and simulations will be discussed in section 3.2.3. 
Similar to the IGBT case, there are two major approaches when modeling an electric 
motor: based on the physical dimensions and behavioral model or equivalent circuit. The 
main part of the HF motor model represents the stator winding together with the capacitive 
coupling to the motor case. The inductive coupling to rotor is large and, therefore, can be 
neglected for HF simulations. 
2.3.1 Distributed parameter model 
The distributed parameter model of the motor [34] is based on traveling-wave theory. 
Similar to cables, the motor windings are modeled by connecting more Γ circuits (see 
Figure 2.34). The traveling wave excites each Γ section and determines distributed 
parasitic effects. The number of Γ sections equals the number of turns per phase Ns. 
Besides the longitudinal resistance Ri and inductance Li, the capacitive coupling to the 
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Figure 2.34: Per phase lumped parameter circuit of stator windings 
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stator case Ci0 is included, where i = 1a3 represents the phase number. Moreover, Cs_i 
models the capacitive coupling between two turns. 
This type of motor models is complex, but simulates the voltage distribution across the 
windings with the help of the inter-turn capacitance Cs_i, starting from the motor-input 
terminals. The distributed-parameter model can be parameterized only if the motor 
physical properties and the internal design are known. In a similar way as for cables, the 
capacitances between stator coil and case or between two stator coils can be calculated, 
analytically or using numerical methods, only if the geometrical structure and the material 
properties are known. Thus, such models are useful to implement in the design stage of 
the electrical motors or for new prototypes [17]. The model parameters can be determined 
by means of finite element simulations, knowing the desired motor layout and following two 
steps: first, the electric field is calculated, using static analysis, which leads further to the 
determination of capacitances and second, inductances and resistances are determined 
from magnetic field and losses calculations using the harmonic AC analysis. 
If the internal dimensions and properties are not available for a user, than this model 
type is unpractical. Therefore, a similar approach similar to the IGBT case has to be 
adopted, i.e. the motor should be modeled with an equivalent circuit, which can be easily 
parameterized from direct measurements at the motor terminals. 
2.3.2 Equivalent circuit model 
To model the motor with an equivalent circuit, only the motor behavior should be known. 
In this way, the model is regarded as a black box and the transfer characteristic is 
simulated using circuit elements. The model parameterization is based on the direct 
measurements of the input impedance at the motor terminals [36]. 
In Figure 2.35 (a), the equivalent circuit per one phase of the machine is shown. The 
winding is represented using the self-inductance and the copper resistance Rcu_i. The self-
inductance is coupled only to the other phase inductances of the stator. To represent it 
better, the winding inductance is separated into a fully coupled part LM_i and a stray 
inductance Lstr_i. Rfe_i simulates the iron losses of the motor phase i. There are two 
capacitances coupling the stator winding to the case, Cres1 and Cres2, each corresponding 
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Figure 2.35: Per phase motor equivalent circuit (a) and complete motor model (b) 
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Figure 2.36: CM (a) and DM (b) measurement configurations 
 High-frequency simulation models for electric drives 
 43 
to different resonant points. Moreover, the damping of the input impedance in the two 
resonant points is simulated using Rres1 and Rres2. Finally, connecting the three phases in 
parallel, the motor model is built, like in Figure 2.35 (b) shown. The inductive coupling is 
modeled using the mutual inductances Mij. At the opposite side, the phases are short-
circuited together to obtain the neutral point. The motor case is connected to ground. 
There are limitations of this model type, as the voltage distribution across the winding 
cannot be simulated. To include additional parasitic effects, like bearing currents, this 
model can be completed with bearings, using equivalent circuit models for them [54]. 
2.3.3 Parameter identification 
The model parameters can be determined from input-impedance measurements at the 
motor terminals. There are two measurement configurations: common mode (CM) and 
differential mode (DM), shown in Figure 2.36. For the CM configuration, the measurement 
is done between all phases connected together and the motor case. In the DM case, the 
impedance is measured between one phase and the remaining two phases, which are 
short-circuited. 
For example, a 5-kW squirrel-cage induction machine is considered. In the Figure 2.37, 
the measured and simulated amplitudes and phases are plotted for a wide range of 
frequency, considering both the CM and DM configurations. To calculate the parameters, 
following algorithm is used [36]: 
Step 1. For Common-Mode configuration, the circuit from Figure 2.38 (a) is considered. 
Generally, the measured impedance presents a capacitive behavior for the entire 
frequency spectrum. At high frequencies (region around point 1 in Figure 2.37 (a), 
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between 300 kHz and 2 MHz), the common-mode inductance LCM behaves like an open 
circuit (high impedance). Therefore, a capacitive behavior (phase closed to –90°) is 
noticed and the impedance is dominated only by capacitance Cres1: 
res1
CM.1 pt.1
1 1
3 2
pt
C
f Z
= ⋅
pi ⋅ ⋅
. Eq. 2.51 
At lower frequencies (region around point 2 in Figure 2.37 (a), below 70 kHz), the 
common-mode impedance jωLCM is small and can be neglected. This determines a 
capacitive behavior of the impedance (parallel connection between Cres1 and Cres2): 
tot res1 res2
CMpt.2 pt.2
1 1 1 1
3 3 3 2
C C C
f Z
= + = ⋅
pi ⋅ ⋅
. Eq. 2.52 
Knowing the values for Ctot and Cres1, the capacitance Cres2 can be determined:  
res2 tot res1
1
3 ( )
3
C C C= ⋅ − . 
Between both regions, the first resonant point is observed (point 3 in Figure 2.37 (a) at 
approximately 100 kHz). Here, the effect of LCM is noticeable. For a frequency interval after 
the resonant point, the modulus of the input impedance tends to increase whereas the 
phase shifts towards +90°. An anti-resonance peak follows and the impedance modulus 
starts to decrease again. The phase decreases back towards –90°. The common-mode 
inductance LCM can be calculated at first resonance point using the resonance frequency: 
0_pt.3 0_pt.3 CM 2 2
0_pt.3 res2CM res2
1 1
2
123
f L
f CL C
ω = = pi ⇒ =
pi ⋅ ⋅⋅
, Eq. 2.53 
where only Cres2 contributes to the resonance. Considering the minimum impedance 
modulus in this point: 
CM 0min pt.3pt.3
87.9 @ 107 kHzZ f= Ω = , 
the damping factor Rres2 can be calculated: 
res2 CM min pt.3
3R Z≈ ⋅ . 
If the effect of Rfe_i is considered not to be negligible, than the expression for Rres2 
becomes (see Figure 2.38 (a)) [36]: 
2
fe_i 0 _pt.3 CM
res2 CM 2 2 2 2min pt.3
fe_i 0 _pt.3 CM
9 (2 )
3
36
R f L
R Z
R f L
pi ⋅ ⋅
= ⋅ −
+ pi ⋅ ⋅
. 
Step 2. The Differential-Mode configuration is represented in Figure 2.38 (b) by the 
simplified three-phase circuit. The input-impedance measurement presents, in this case, 
an inductive behavior (the modulus is increasing while the phase is around +90°) up to a 
resonance frequency, see point 5 in Figure 2.37. In this region (below app. 70 kHz) the 
effect of DM equivalent inductance LDM is dominant. Choosing a point on the modulus 
slope, the value can be easily calculated: 
DM pt.5
DM
pt.5
2
Z
L
f
=
pi ⋅
. Eq. 2.54 
A value much larger than LCM is obtained for LDM (see Table 7.8 in section 7.2.1 
(Appendix)). Thus, coupling effects between the self-inductances Ls_i must be considered. 
The first anti-resonance, from point 6, changes the behavior from inductive to capacitive, 
i.e. the impedance modulus starts to decrease and the phase shifts towards –90°. At point 
6, the impedances of the phase-to-ground capacitances Cres1 and Cres2 are assumed to be 
large. Therefore, only Rfe_i, connected in parallel to Ls_i (Figure 2.35 (a)), is considered 
responsible for the damping of the resonance and the following expression is valid: 
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fe_i DM max pt.6
2
3
R Z≈ ⋅ , Eq. 2.55 
where DM 0max pt.6pt.6
3.78 k @ 98 kHzZ f= Ω = . 
For high frequencies, the parasitic effects of the cable connectors cannot be neglected. 
The stray inductance Lcon of the connectors contributes to the second resonance at point 
7, see Figure 2.36. A similar relation like Eq. 2.53 is used here, but the resonance is 
determined in this case by the product of Lcon and Cres2: 
con 2 2
0_pt.7 res1
3
16
L
f C
=
pi ⋅ ⋅
. 
The resonance damping in this point is simulated using Rres1, which can be expressed 
in a similar way like Rfe_i: 
res1 DM min pt.7
2
3
R Z= ⋅ , 
where DM 0min pt.7pt.7
9.09 @ 6.9 MHzZ f= Ω = . 
Step 3. The self-inductance Ls_i and the mutual inductance Mij can be calculated out of 
common-mode and differential-mode inductances. From Figure 2.38, we obtain the 
following relations: 
CM s_i ij
DM s_i ij
1
( )
3
3
( )
2
L L M
L L M
= +
= +
, Eq. 2.56 
and, solving Eq. 2.56, we get: 
s_i CM DM
ij CM DM
4
9
2
9
L L L
M L L
= +
= −
. 
Further, the stray inductance Lstr_i and the coupling inductance LM are determined, using 
following relations: 
str_i s_i ij
M ij
L L M
L M
= −
=
. 
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Figure 2.38: Simplified three-phase circuit for CM (a) and DM (b) measurements 
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Finally, the winding resistance Rcu_i is approximated with the copper resistance of the 
winding conductor at 0 Hz. Usually this resistance does not exceed 5 Ω. Table 7.8 from 
section 7.2.1 (Appendix) summarizes the obtained parameter values for the BBC 5-kW 
induction motor. The measurements for the input impedance were presented in Figure 
2.37. The calculated parameter values are used to implement the equivalent circuit from 
Figure 2.35 (a) for one phase. By connecting three equivalent circuits, as shown in Figure 
2.35 (b), the input impedance is calculated and its frequency characteristic plotted in 
Figure 2.37 (dashed curve). A good approximation of measured values is obtained using 
the considered simplifications. 
A second induction machine (Siemens 4-kW), for the same power range, was analyzed 
and the HF model parameterized using the same methods presented previously. The 
simulation model parameters and the input-impedance measurements are presented in 
section 7.2.2 (Appendix).  
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3 Comparisons between measurements and simulations 
3.1 Test setup 
To validate the simulation results, an inverter was designed and realized. Commercially 
available inverters are usually compact and realized in a single unit. There is no access to 
measure internal quantities, like collector current, for a single IGBT. With commercially 
available inverters, the user has only the option to change the switching frequency in some 
discrete range but not the switching profile. The quantities at the IGBT gate connections 
are not accessible. Therefore, the design and realization of a custom inverter is necessary 
for further investigations. 
3.1.1 Inverter hardware 
First, the IGBT module [43], presented in subchapter 2.1, was used to design the 
inverter. Figure 3.1 presents the electric schematic and a picture of the real module. The 
red connections are realized externally on the inverter PCB. The advantage is that the 
lower legs are not connected with each other. This facilitates the connection of a shunt 
resistor at the terminal “ET”. Thus, the current IC6, which flows only through the lower IGBT 
from the third leg, can be measured. Another criterion for choosing the IGBT module is the 
power level. A 5 kW-rated power induction motor has to be driven. The rated power of 
inverter is chosen always higher than of the drive to allow a safe margin operation. 
The inverter is designed and implemented on a Printed Circuit Board (PCB), as Figure 
3.2 shows. The inverter bridge and the diode rectifier are placed on the same board. They 
are connected and fixed on the bottom side to the heat sink. To drive the IGBT module, a 
6-pack Gate Drive Unit (GDU) is used. The currents are measured at the inverter output 
for control purposes using magneto-resistive sensors. The output of the sensors is then 
adapted using operational amplifiers and sent to the module interface board. The shunt 
Rshunt, used to measure the collector current of a single IGBT, is shown in Figure 3.2. 
The DC-link capacitors are placed between the diode rectifier and the inverter bridge. 
Due to the unconventional pin layout of the IGBT module, the DC-link bus from Figure 3.3 
was designed. The positive DC-link connection corresponds to the top layer and the 
negative to the bottom layer. Most important parasitic elements of the DC-link bus are the 
stray inductances as they influence the switching behavior. They can be determined either 
by direct measurements or from FEM calculations [45]. Analytical relations are difficult to 
use due to the complicated geometry structure. The different values for the DC-link stray 
inductances are obtained for different lengths of the conduction paths, like Figure 3.3 
shows. For example, the biggest value is obtained for the stray inductance Lloop2, as the 
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Figure 3.1: IGBT module electric schematic (a) and photo (b) 
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corresponding path is the largest; see Figure 3.3 (b). The measured and calculated values 
are summarized in Table 3.1. Both measurements and calculation results are considered 
at high frequencies, i. e. around 1 MHz. Because the individual inductances cannot be 
measured, following loop inductances are approximated: 
loop1 _DC-link1 _DC-link2L L Lσ σ= + , 
loop2 _DC-link3 _DC-link 4L L Lσ σ= + . 
The effects of the mutual inductances inside the loops are already included in the stray 
inductances Lσ_DC-link1÷4. 
3.1.2 Current measurement shunt 
To measure the collector current, a coaxial shunt topology was chosen. In [25], a 
comparison between different current measurement devices, like Pearson current sensor, 
Rogowski coil, current transformers, etc., is offered. The coaxial shunt was found to be a 
good solution due to its advantages: high precision, no measurement dead time and 
theoretical very high bandwidth, limited only by construction. In Figure 3.4 the schematic of 
such coaxial shunt is presented together with a photo. It can be noticed that the total 
inductance is kept low using a sandwich structure, where currents are flowing in opposite 
 
Figure 3.2: Inverter printed circuit board (PCB) 
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directions (like for DC-link bus), i.e. the 
magnetic fields from both current paths will 
cancel each other. At our department, 
coaxial shunts were developed for high-
power modules with screw connections [25]. 
Such a module was adapted for low-power 
modules by increasing the length. The screw mounting part is kept (Figure 3.4 (a)) and the 
shunt is fixed directly to the PCB using adapted copper surfaces (Figure 3.2). The current 
flows in the axial direction through a thin Manganin® sheet. This material has good 
temperature stability. The voltage is picked up at both ends of Manganin® sheet and sent 
to oscilloscope by a BNC female connector. 
The main disadvantage is that the current measurement is not isolated from the 
measurement devices, such as oscilloscopes. For safety reasons, the housing of 
measurement devices operated by humans are mandatory connected to protective earth 
(PE). If the DC-link voltage is supplied from an isolated power supply, than the negative 
DC-link bus can be connected to PE and no potential separation is required. But, in 
industrial converters the negative DC-link bus is floating at –300 V with respect to ground 
due to the diode bridge rectifier. Therefore, it is mandatory to separate the potentials. In 
this case, the high-potential part is separated using differential amplifiers. 
Special attention is required when choosing the bandwidth of differential amplifiers. The 
fastest transient of the IGBT represents the current rise time tr [43]: around 20 ns in worst 
case. Therefore a differential amplifier with bandwidth of 100 MHz is considered to be 
sufficient. Moreover, the fastest voltage transient is around 100 ns, which is far below the 
cutoff frequency of the differential amplifier. 
3.1.3 Inverter command and control 
To control the switching instants of the inverter, a system based on a PC and a real-
time communication via an inverter bus is used [55]. Therefore, an additional hardware is 
needed to realize the interfacing between PC and inverter. This device, developed at our 
department and called “Antrieb Module Interface” (AMI) [55], supervises and controls the 
switching state of the inverter while communicating with the PC. The two main tasks are: 
- generate the switching commands for inverter GDU, based on switching time intervals 
obtained from PC; 
- read the load currents, transform them from analog to digital values and transfer the 
digital values to PC. 
The AMI board, shown in Figure 3.5, is divided in two main parts: analog and digital. 
The analog part is located in the middle and consists of two stages of signal adaptation 
using operational amplifiers. The signals from the current sensors are amplified and 
filtered again before A/D conversion. On the left side, the measured currents are 
compared with adjustable references to detect over-currents in inverter. 
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Figure 3.4: Coaxial measurement shunt: schematic (a) and photo (b) 
Table 3.1: Calculated vs. measured DC-link bus 
stray inductances 
 Calculated Measured 
Lloop1 / nH 64.07 65.4 
Lloop2 / nH 87.17 83.9 
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The main device from the digital part represents the CPLD logic unit. Here, the logic 
state machine is implemented, which realizes following tasks: communication with PC, 
control of A/D converters and monitoring activity with inverter shutdown in case of errors 
(communication or over-current). 
The AMI – PC communication is based on a bus system, also called ‘Inverter-Bus’. 16 
parallel signals (twisted pairs) are used for communication (RS485 standard). Out of these 
16 signals, 4 are control signals and the rest 12 are used for data transmission [55]. At the 
inverter side, the six switching signals coming from CPLD unit are buffered and sent to the 
gate drive unit (GDU). As already mentioned, the currents are digitalized using 12-bit A/D 
converters. When the conversion is ready and the communication protocol requests a 
transfer, the current values are placed directly on the inverter bus. 
At the PC side of the Inverter-Bus, an additional board, called ‘Fahrzeug-Interface’ 
(FZI), is responsible for communication control with the AMI board; see Figure 3.6 (a). The 
state machine is implemented in a FPGA logic unit, which interfaces the Inverter-Bus with 
 
Figure 3.5: Components of the AMI board 
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peripheral PCI bus system of the computer. Here, the Bus-Master is implemented allowing 
the real-time communication with more AMI boards. On the same Inverter-Bus, a single 
FZI can address up to 18 AMI boards in a single control cycle. The control cycle 
corresponds to the half of the switching interval, i.e. 100 µs. The electric connection to the 
AMI board is isolated by optocouplers to avoid ground loops or EMI problems [56]. 
The control algorithm of the inverter is implemented on PC. In order to work with small 
control cycles, like 100µs, a real-time operation system (RT-OS) has to be used. In this 
case a Linux distribution is chosen, where the additional module for Real Time Application 
Interface (RTAI) makes this OS real time capable. In Figure 3.6 (b) the simplified 
schematic is shown. The RT kernel behaves like a buffer layer between the Linux kernel 
and the FZI hardware. A hardware interrupt is generated from the FZI and is detected by 
the RT kernel using the Interrupt Service Routine (ISR). In the time interval between each 
ISR call, the other control tasks are executed, using the real time module (RTM). Because 
the RTM is situated in the kernel space, a FIFO stack communication system is 
implemented to exchange data between RTM and Graphic User Interface (GUI) [56]. Two 
FIFO stacks are used here: one to get the data about the process necessary for the 
control algorithm from RTM to GUI, e.g. measured currents or voltages; the other to send 
commands to RTM from GUI, e.g. start / stop the control or set different parameters. Thus, 
a full flexibility is offered to user although the RTM is not accessible.  
To conclude, Figure 3.7 shows the entire control system configuration. The control 
program runs under real time operation system on the control PC. Each half of switching 
cycle (control cycle is 100µs) the control program (RTM part) gives the switching times to 
the FZI board, which sends them further to the AMI board via the Inverter-Bus. Based on 
the received switching times, the modulator from AMI board generates the switching 
signals for inverter. Next step is converting the load currents to digital values and sending 
them back to the RT Module (located in the control PC) via Inverter-Bus and FZI. The 
communication cycle uses 5 µs from entire control cycle. The rest remains for execution of 
the control functions and operations [55]. 
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Figure 3.7: Control system arhitecture 
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3.2 Simulations and measurements 
In order to check the reliability of the designed simulation models, comparisons with 
measurements at the real setup are necessary. Further, each part of the ASD, i.e. inverter, 
cable and motor, will be treated separately to understand better the individual 
characteristics and limitations of the chosen model types. 
3.2.1 Inverter simulations and measurements 
First, a buck-converter topology is used to test the switching transients of the IGBT. The 
setup configuration from Figure 3.8 is used, where an inductive load is directly connected 
between the positive DC-link bus and the 3rd phase inverter output. The lower IGBT from 
the 3rd leg is investigated, considering also the stray elements of the DC link. A short train 
of pulses is used to switch the IGBT. Because the load is inductive, special attention in 
selecting the switching intervals must be taken not to exceed the current limit. Here, four 
pulses are used to obtain the turn-on and turn-off transients for different levels of the 
collector current, see Figure 3.8 bottom right. In each case, three main quantities are 
measured: VCE, IC and VGE. Further, important parameters like voltage rise or fall time (tr or 
tf) for VCE, current slopes for IC and collector-emitter charges during transitions are 
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Figure 3.8: Test setup for IGBT switching characteristics 
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observed. Rise and fall times are calculated between 10% and 90% of the steady-state 
value. The simulated and measured current slopes are compared directly while the 
collector-emitter electrical charge is calculated from the IC integral. 
3.2.1.1 IGBT Turn-off transient 
The measured and simulated VCE curves are illustrated in Figure 3.9 (a). It can be 
noticed that the error is large: the measured tr_mes = 121 ns and simulated tr_sim = 37 ns rise 
times. The simplified simulation model fails in this case mainly because the diffusion 
capacity of the drift region, determined by the pn junction J1 from Figure 2.1 (a), was 
neglected in the first instance. Before VCE reaches the DC-link level, this region is 
swamped with carriers as the current is forced to flow through the IGBT (the freewheel 
diode does not conduct). Thus, the VCE slope is influenced by the diffusion capacitance 
(which is a charge-dependent capacitance) during the voltage rise. 
To include this effect in the simulation model, an additional capacitance, Cdiff_IGBT, is 
connected in parallel to CCE, see Figure 3.9 (b). The effect of this capacitance has to be 
selected only for the IGBT turn-off transient. Therefore, the switch SwIGBT is used. When 
IGBT is conducting, SwIGBT is connecting Cdiff_IGBT to Rdesc., maintaining the capacitance 
discharged (position 2). At the beginning of the turn-off transient, the switched is 
commuted to position 1 and Cdiff_IGBT is charging in parallel with CCE. This will delay the rise 
of VCE. After the transition is finished and VCE remains constant, the switch is commuted 
again to the initial position in order to discharge Cdiff_IGBT on Rdesc.. Thus, the capacitance 
Cdiff_IGBT is prepared for the next turn-off transient. A very small resistance Rdamp (1 mΩ) is 
used to prevent numerical errors during the simulation. 
Following principle was used to parameterize Cdiff_IGBT: the diffusion capacitances are 
depending on the stored charged in the drift region [25], [57]: 
C
diff_IGBT Cr C
CE T
d
( )
d
IQ
C I
V V
= ≈ τ ⋅ = f , Eq. 3.1 
where τCr is the carrier lifetime and VT represents the thermal voltage of the collector side 
pn junction. In other words, Cdiff_IGBT takes different values for different current levels. 
Measurements were used here to calculate the capacitance value from charge difference 
∆Q (integral of IC) and voltage difference ∆VCE between time instants t1 and t2, see Figure 
3.9 (a), assuming a constant IC during dVCE/dt. Between these points, VCE transient is 
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Figure 3.10: Measured vs. simulated VCE during turn off for IC = 35A (a) and IC = 12A (b) 
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mostly influenced by the diffusion capacitance. The results for the selected current levels 
are then interpolated using a look-up table with current as input and capacitance as output. 
Thus, a capacitance-current dependency is obtained for the chosen hard-switching 
condition (see Table 3.2): optimal gate resistance RG = 22 Ω given in the data sheet and 
current levels below maximal value (70 A for the selected IGBT module). The simulations 
and measurements are compared in Figure 3.10 for different current levels. The obtained 
measured and simulated rise times for VCE are listed in Table 3.2. 
From Figure 3.10 it can be noticed that dVCE/dt varies with the current level, roughly 
with the root of IC [24]. Despite the fact that, the capacitance Cdiff_IGBT is smaller  for lower 
IC levels (see Table 3.2), the voltage slope is smaller also because the lower collector 
current is used to charge this capacitance during the turn-off transient. Moreover, due to 
the constant capacitance value, adopted during the turn-off transient, the simulated 
voltage slope is constant. On the contrary, the measured slope is slightly increasing 
indicating a change in the diffusion capacitance value. More accurate result may be 
obtained if the physical equations are implied, but this leads further to complexity increase 
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Table 3.2: Determined diffusion capacitance 
dependent on IC current level; measured vs. 
simulated rise times for VCE 
IC / A 50.5 35 22.3 12 
Cdiff_IGBT / nF 9.9 9 7 4.9 
tr_mes / ns 95.2 121 150 207 
tr_sim / ns 91 117 145 199 
 
 
 
Figure 3.11: Collector current at turn-off (35A)  
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Figure 3.12: Measured vs. simulated IC for turn-on transient without (a) and with (b) Cdiff_D  
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of the simulation model, which is beyond the purpose of this work. As already explained, 
the physics-based IGBT models are difficult to parameterize. 
Another aspect, regarding the turn-off transient, represents the parameterization of the 
tail-current circuit. From the measurement of the collector current, at 35 A level, the 
constant time τTail and the initial value ITail0 are determined [25], [27]. Shown in Figure 3.11, 
these parameters are found to be: Tail 70 nsτ ≈  and ≈ ⋅Tail0 C0.55I I . The current 
waveforms from Figure 3.10 show a good agreement between measurements and 
simulations for different current levels with the parameterized tail-current network. 
3.2.1.2 IGBT Turn-on transient 
Using the simplified model from Figure 2.9 (a), the results for the collector-current 
transient during turn-on are presented in Figure 3.12 (a). A large difference between 
measurements and simulations can be noticed regarding the reverse-recovery effect of the 
freewheel diode [57]. While the lower IGBT starts to conduct, the upper diode goes into 
blocking state. The diode current drops towards zero. The drift region of diode's pn 
junction is swamped with carriers, which cannot vanish immediately. Therefore the diode 
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Figure 3.13: Measured vs. simulated VCE and IC during turn on for IC = 35A (a) and IC = 0A (b) 
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current will start to flow in the negative direction until all carriers are swept out. This effect 
is also known as reverse recovery. Responsible for it is the diffusion capacitance of the 
diode, which was neglected previously in the simulation model. This capacitance is 
reflecting the amount of electric charge stored before the turn-off transient. 
To model the reverse-recovery effect, an approach, similar to the IGBT case, is 
adopted, see Figure 3.12 (b): the capacitance Cdiff_D is connected in parallel to the junction 
capacitance CDj of the diode. The switch SwDiode is used to connect this capacitance only 
when the diode turn-off transient starts (to isolate the effect of Cdiff_D from IGBT turn-off 
transient). The principle is similar like in Cdiff_IGBT case: when diode is conducting, SwDiode is 
in position 2 maintaining Cdiff_D discharged. If the diode forward current IF becomes 
negative, SwDiode commutates to position 1 and Cdiff_D charges in parallel with CDj, allowing 
a negative current flow with respect to IF direction. 
Additionally, a similar tail-current network is used to maintain a slow current decay to 
the steady-state value, like in IGBT turn-off case. After the IGBT turn-on transient is over 
(turn-off transient of the freewheel diode), SwDiode commutates back to position 2 
discharging Cdiff_D and waiting for next turn-off transient. Also here, a small resistance 
Rdamp is used to avoid numerical errors during the simulation. The parameterization of 
Cdiff_D is done in a same way as for Cdiff_IGBT, based on Eq. 3.1. The electric charge 
difference ∆Qel is calculated between the time intervals t1 and t2, shown in Figure 3.12 (a), 
and, dividing it to the voltage difference (app. DC-link level), the capacitance value for 
Cdiff_D is obtained. The tail-current network is also parameterized. Between t2 and t3, the 
time constant Tail_D 60nsτ ≈  and initial current Tail0_D RRM0,5I I≈ ⋅  are obtained. 
In Figure 3.13, the simulated and measured current and voltage waveforms are 
compared for different steady-state collector-current values. The values for the simulated 
and measured reverse-recovery electric charge (Qrr_sim and Qrr_mes) and the fall time (tf_sim 
and tf_mes) of the voltage VCE (between 10% and 90% from steady-state value) are 
summarized in Table 3.3 for the corresponding IGBT. Here, a direct relation between 
reverse-recovery energy (Cdiff_D value) and voltage fall times is observed. 
Similar drawback, like in the case of IGBT, is noticed: due to the constant value for 
Cdiff_D, adopted during the diode turn-off transient, the peak of the reverse-recovery current 
is not simulated. Instead the total reverse-recovery energy (electric charge) needs to be 
simulated to obtain a good approximation of the IGBT turn-on losses. 
Concluding, the IGBT behavioral model was extended with an auxiliary network to 
include the effects of the diffusion capacitance, as this influences the voltage gradient 
during the turn-off transient, depending on the steady-state level of the collector current 
before transition. Similar phenomena lead to a second problem: simulation of reverse-
recovery effect during the diode turn-off transient. By adding an additional network to the 
diode model, a parallel capacitance delivers the necessary electric charge during this 
transient. Ideal switches are used in this case to avoid the interaction between turn-off 
transients of IGBT and diode. The capacitance values are obtained from measurements at 
the real module. However, it must be considered that these measurements were 
conducted only for the optimal gate resistance value. This optimal resistance value is 
found in datasheet and will be further used. 
Table 3.3: Determined diode’s diffusion capacitance dependent on IF current level; measured vs. 
simulated reverse-recovery el. charge; measured vs. simulated fall times for VCE 
IF / A 35 21.5 10.8 0 
Cdiff_D / nF 3.4 2.8 2.3 0.54 
Qrr_mes / µC 3.7 3.3 2.52 0.72 
Qrr_sim / µC 4.2 3.42 2.85 0.74 
tf_mes / ns 141 102 83 63 
tf_sim / ns 118 90 85 69 
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3.2.2 Cable simulations and measurements 
To check the cable simulation model, comparisons with measurements are necessary. 
The test setup configuration (buck converter topology with inductive load) from the 
previous section is driven with a short train of pulses, but having the load connected via 
two conductors from the long cable, see Figure 3.14. Thus, tests are possible for different 
collector current levels. 
Important aspects in modeling the cable, like the parameter variation with frequency, the 
number of Γ sections and the length and topology of the cable, are discussed further in 
detail. Model improvements are also presented by comparing the measured and simulated 
voltage at the inverter output/load (motor) input and the collector current. 
3.2.2.1 Parameters variation with frequency 
The most known effect, when increasing the frequency, represents the skin effect. At 
high frequencies, the current tends to flow at the surface of the conductor. This causes an 
increase of the conductor resistance (current flows only through a part of conductor cross 
section) and reduction of the conductor inductance due to the decrease of the internal 
inductance. Another phenomenon, met in bundle connections of conductors, is the 
proximity effect. This effect influences the current flow in two adjacent conductors in such 
way that, for high frequencies, the currents tend to flow only on the side facing the 
neighbor conductor. Thus, the resistance is increased further. Also, in the case of two 
adjacent conductors with currents in opposite direction, the mutual inductance between 
those two conductors reduces further the loop inductance. 
Another phenomenon is observed for the cable capacitances: the capacitance value 
decreases with increasing frequency, explained by the polarization process of the 
dielectric, which depends on the frequency [58]. Because the polarization sequence of the 
dielectric molecules needs a certain time, the dipoles cannot follow the alternating electric 
field, which excites them, at high frequency and finally the electrical permittivity decreases. 
Although in many references this phenomenon is neglected [52] [33], because the 
capacitance variation is small (app 10%) and electrical conductivity remains negligible 
(less than 1mS/m), this may lead to inaccurate estimation of the traveling wave velocity. 
To exemplify these phenomena, the frequency dependence of the parameters is 
analyzed for a 5-conductor shielded cable (34m-long LAPP). The influence of both skin 
and proximity effects can be seen in Figure 3.15, where the measured loop resistance RA 
and inductance LA (see Eq. 2.45) are plotted together with the calculated ones (using the 
method from [52]). This analytical method was presented in section 2.2.5. It can be noticed 
that the calculated inductance is larger than the measured one for the entire frequency 
spectrum considered (Figure 3.15 (a)). Further, the calculated resistance is much larger at 
low frequencies (1 kHz) than the measured one (RA_calc. ≈ 55 mΩ/m, RA_mes. ≈ 17 mΩ/m), 
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Figure 3.14: Test setup for measurements of the voltage and current wave propagation. 
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which causes large steady-state voltage drops across the cable for high current values 
(Figure 3.15 (b)). On the contrary, at high frequencies (10 MHz), the calculated AC 
resistance is lower than the measured one (RA_calc. ≈ 1.01 Ω/m, RA_mes. ≈ 1.537 Ω/m) and 
thus, the simulated attenuation of the voltage reflections at the motor input is less than the 
measured one, see Figure 3.16 (a). Also here, the mismatch between measured and 
simulated cable inductance leads to a mismatch of the cable natural frequency, i.e. a 
higher calculated inductance Lcalc. leads to a lower oscillation frequency, see Eq. 2.23. 
A different approach to calculate the cable parameters was presented in [33], where a 
similar representation of the conductor’s cross-section is adopted using a RL ladder circuit 
to simulate the resistance and inductance variation with frequency. In this case the 
parameterization of the RL ladder circuit starts from the values of the measured resistance 
and inductance, continuing with an iterative process, also called sequential order reduction 
of the system of equations. Thus, a curve fitting of the measured parameter values is 
realized. The advantage is that the calculated values, using finite element methods, can 
replace the measured values, leading to good results. 
1k 10k 100k 1M 10M
300
400
500
600
700
800
900
 
 
f / Hz
L
A
 / nH/m
measured
calculated
 
1k 10k 100k 1M 10M
0
0.5
1
1.5
2
 
 
f / Hz
R
A
 / Ω/m
measured
calculated
 
(a) (b) 
Figure 3.15: Measured and simulated inductance (a) and resistance (b) of the cable. 
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Figure 3.16: Measured and simulated voltage reflections at motor with model from: (a) [52]; (b) [33] 
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The ladder circuit is presented in Figure 3.17 (a) for a number of n branches. The 
measured values, Rmes_ωi and Lmes_ωi, are given for n frequencies (i = 1an), defining the 
frequency range (nth – highest and 1st – lowest) for the desired variation of parameters. 
Thus, the number of data pairs for each frequency is equal to the number of branches. In 
Figure 3.17 (b), the n-1 branches are grouped in a single branch with an equivalent 
resistance Req_ωi and inductance Leq_ωi, also for the entire frequency range. The algorithm, 
detailed in [33], is based on the following steps: 
a) the parameters for the nth branch are calculated from the measured parameters at 
the nth and (n-1)th frequency, using the following relations: 
n 1 nmes_ mes_
L L L
−ω ω
∆ = − ,  
n n 1mes_ mes_
R R R
−ω ω
∆ = − ,  
n 1
2 2
n
n mes_ 2 2
n n 1
[( / ) ]
( )
L R L
L L
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−
∆ ⋅ ∆ ∆ + ω
= −
ω − ω
, Eq. 3.2 
n nn mes_ n mes_
( )
R
R L L R
L
ω ω
∆
= ⋅ − +
∆
, Eq. 3.3 
where n n2 fω = pi ⋅  represents the highest frequency; ∆L and ∆R are the differences of the 
measured inductance and resistance at the frequency n and n-1. 
b) the equivalent resistance and inductance of the rest n-1 branches are calculated for 
all n-1 remained frequencies: 
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where i = 1an-1. 
c) Leq_ωi and Req_ωi are used further to obtain the parameters for the (n-1)
th branch, 
replacing Lmes_ωi and Rmes_ωi in Eq. 3.2 and Eq. 3.3 (i = 1an-1). 
The steps b) and c) are repeated until the order of the system is reduced to 2. One can 
interpret this successive repetition of the steps b) and c) as an extraction of each 
concentric circle, starting with the exterior one, until the inner 2 concentric sections remain. 
d) having only two branches left, the parameters for first and second branch are 
calculated using the following equations: 
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Figure 3.17: RL ladder circuit with n branches (a) and equivalent reduction of n-1 branches (b) 
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Here, L’eq_ω1, L’eq_ω2, R’eq_ω1 and R’eq_ω2 are the equivalent parameters of the remaining 
branches 1 and 2 connected together for the lowest frequencies ω1 and ω2, respectively 
(ω1 < ω2 <a< ωn). 
Finally, the choice of the branches number represents an iterative optimization process. 
The authors recommend in [33] to chose the frequencies in a proportional progress, i.e. 
ωn / ωn-1 = ωn-1 / ωn-2 =a= ω2 / ω1. Moreover, with increased number of branches, higher 
accuracy is obtained but also negative parameter values. Despite their physical 
meaningless, the negative parameter values combined together with the positive values 
deliver good results for total network inductance and resistance. In Figure 3.18, the 
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Figure 3.18: Measured and calculated impedance LA (a) and resistance RA (b) 
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Figure 3.19: GC ladder circuit (a) and complete cable model with RL and CG ladder circuits (b) 
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measured and calculated inductance/resistance are plotted for LA and RA, respectively. 
[53] shows that the same method can be adapted and applied for capacitances and 
conductances. Previously, the cable capacitances have been considered constant and 
conductances have been neglected due to their small value, see Figure 2.22 (b). From 
measurements it can be noticed that the capacitance value decreases with frequency. The 
conductance, however, increases with almost four orders of magnitude. The equations 
from the previous case, Eq. 3.2 to Eq. 3.9, are valid also here by replacing R with G and L 
with C in a parallel connection, under the consideration of the ladder circuit from Figure 
3.19 (a). In this case the equations are derived from the equivalent admittance of the 
ladder circuit. In Figure 3.19 (b), the complete cable simulation model is illustrated, made 
up of RL and GC ladder circuits. The parameters depend on the cable configuration, e.g. 
GC ladder_1 stands for the capacitance between neighboring conductors and 
GC ladder_2 for the capacitance between distant conductors. Additionally, the equivalent 
inductance of the shield and remaining conductors connected to the ground is considered, 
using RL ladder_0. This influences the CM voltage and ground current waveform. 
In Figure 3.20 the frequency dependence of the conductor-ground equivalent 
capacitance Cech_1-0 and conductance Gech_1-0 is given for the LAPP Classic 115CY cable. 
In Appendix, section 7.1.1, is shown how to obtain the individual capacitances C0, C1 and 
C2 from the measured CA, CB and CC. Also there, the expressions for the conductor-
ground equivalent capacitances Cech_i-0 (i = 1a3) are shown for the general case of 
shielded cables with five conductors. It can be noticed that the 6-branch model delivers 
more accurate results than 4-branch. The measured capacitance indicates an imminent 
resonance point after 10 MHz, which has to be avoided due to wrong capacitance values. 
After connecting the simulation model of the cable from Figure 3.19 (b) (6-branch ladder 
circuits) to inverter and load inductance model, the results from Figure 3.16 (b) are 
obtained. It can be noticed that the AC resistance is much better approximated. Moreover, 
the oscillation period of the voltage wave is simulated accurately, indicating a good match 
of the inductances and capacitances of the cable. 
3.2.2.2 Effect of the IGBT collector current on collector-emitter voltage slope 
As already presented in subsection 3.2.1.1, the collector current influences the voltage 
slope of the collector-emitter voltage during the turn-off transient. Thus, the small steady-
state values, before the turn-off transient, cause smaller voltage gradients than the large 
ones, see Figure 3.10. When the cable is connected at the inverter output, it affects the 
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Figure 3.20: Measured and calculated capacitance Cech-10 (a) and conductance Gech-10 (b) 
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traveling voltage waveforms, especially those shorter than 50 m. A comparison is shown in 
Figure 3.21 between the IGBT turn-off transients at IC ≈ 13 A and IC ≈ 50 A. A voltage 
gradient is observed (≈1.2 kV/µs) for smaller current, leading to a fall time tr ≈  408 ns. 
When comparing with the wave propagation time tp ≈ 220 ns, from section 7.1.1 in Table 
7.3 (Appendix), Eq. 2.29 becomes valid. It can be noticed that the peak of the voltage 
reflection is derated, not only by the reflection coefficient KL but also by the tr / tp factor. 
With increased current level (50 A), the voltage gradient increases to app. 4.175 kV/µs. 
Here, the Eq. 2.30 is valid and the peak of the voltage reflection depends only on KL. It 
must be kept in mind that Vinv represents the reverse-bias voltage of freewheeling diode; 
see Figure 3.14. When compared, the obtained voltage gradients during the IGBT turn-off 
transitions are smaller or equal to the ones from the turn-on transitions, see Figure 3.16. 
Finally it can be concluded, that the biggest voltage slope occurs during the turn-on 
transient of the hard-switched IGBT. Thus, considering the condition for the total reflection 
of the voltage from Eq. 2.30, the turn-on IGBT transients are found to be the worst case for 
the double effect of the voltage, starting already for short cables, e.g. in this case less than 
34 m. Therefore, only the IGBT turn-on transients will be considered further in chapter 4, 
where several measures for overvoltage reduction are studied. 
3.2.2.3 Effect of the length of the cable Γ sections 
The expressions for the optimal number of Γ sections were presented in section 2.2.2. 
There, a critical value lcrit of the section length was found to be directly related to the cable 
parameters, see Eq. 2.28. For exemplification, the LAPP Classic 115CY cable (34 m) is 
considered. The propagation speed of the voltage waveform is given in Appendix, (in 
Table 7.3): vC_calc_min ≈ 139 m/µs. The voltage transient time (rise or fall) is found to be 
most critical during the turn-on transition. Without the cable connected at the inverter 
output, the fastest transition is found in Table 3.3 from subsection 3.2.1.2: tf_min ≈ 70 ns. 
Now the minimum wavelength can be calculated using Eq. 2.26: λmin ≈ 10 m.  
Inserting the calculated λmin in Eq. 2.27, the critical length for LAPP cable is found to be: 
crit min
2 m, for X 1/ 5,
X X 10m
1m, for X 1/10.
=
= ⋅ λ = ⋅ = 
=
l  
The factor X has been presented previous and should be minimum 1/5. A 
recommended value of 1/10 is also considerable. Simulation results for different lengths 
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Figure 3.21: Voltage reflections at motor input for turn-off transient at 13A (a) and 50A (b) 
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lcrit are shown in Figure 3.22. It can be noticed that for sections of 1 m, the results are 
optimal. Also the 2 m long section gives satisfactory results, although a slight increase of 
the oscillation period is observed, see Figure 3.22 (a). On the contrary, the 4 m and 8 m 
section lengths lead to wrong results, noticeable through an important increase of the 
oscillation period due to the mismatch of the cable parameters for long Γ sections. 
3.2.2.4 Effect of the cable length 
The cable length has an important role in traveling wave phenomena. First, the length 
determines the oscillation period along the cable, i.e. the wave propagation delay tp. 
Second, the increased length determines higher stray inductance and capacitance, leading 
to higher displacement currents, especially for shielded cables, and finally to higher losses. 
To analyze the effect of the cable length, two cables are considered: LAPP Classic 115 
CY of 34 m (5-conductor shielded) and Ozoflex H07RN-F of 99 m (4-conductor 
unshielded). The parameters for both cables are detailed in Appendix, sections 7.1.1 and 
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Figure 3.22: Simulated vs. measured voltage reflections for Γ sections of 1 and 2m (a); 4 and 8.5m (b)  
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Figure 3.23: Voltage reflections at motor terminals using LAPP (a) and Ozoflex (b) cables 
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7.1.2. The relation between the total length of the cable ltotal, the voltage wave propagation 
speed vc, and the propagation delay tp has been presented in section 2.2.2, see Eq. 2.24. 
By inserting the obtained values for parameters we get: 
- LAPP cable: p total C/ 34 m /140 m / s 243 nst v= ≈ µ =l ; 
- Ozoflex cable: p total C/ 99 m /145 m / s 683 nst v= ≈ µ =l . 
The obtained propagation times can be red easily from the waveform graphics of the 
measurements vs. simulations characteristic, shown in Figure 3.23. After traveling on the 
cable 4 times, the wave completes a cycle, corresponding to Tosc = 4tp for the ideal case 
(KL ≈ 1). Also, the length of the cable can be easily estimated from the previous relations if 
the propagation speed is calculated using the phase inductance L’ and capacitance C’. 
In Figure 3.24 (a) the measured vs. the simulated displacement current is shown for the 
LAPP cable. The measurement was conducted between one phase conductor and the 
ground conductors (4th, PE and shield) during the IGBT turn-on transient and without load 
current. High displacement currents are noticeable due to the high capacitive coupling. 
Moreover, due to the low output impedance of the inverter, the displacement current 
reflects at the inverter output in the same way as previously presented in the theoretical 
considerations from Figure 3.21 (b). Comparing the displacement current waveforms with 
those of the output voltage, an approximately 90° phase shifting is observed, indicating the 
dominant capacitive coupling to ground. 
Additional, in Figure 3.24 (b), the voltage reflections at the motor end of the cable, using 
the Ozoflex cable (99 m), are illustrated. A smaller ratio AC resistance / L' and C', 
compared to the LAPP cable (34 m), can be noticed, considering the longer attenuation 
time of the reflection peaks. This is explained by the larger conductor diameter (4 mm2). 
3.2.3 Motor simulations and measurements 
To test the motor model, several measurements are conducted, first using the same 
configuration from Figure 3.14, but with the cable connected to two phases of the motor 
instead fo load inductance. In the same time, the motor case is connected, using the 
cable, to the ground contact of the inverter, see Figure 3.25. Thus, the input capacitance of 
the motor is considered. In the second test, the inverter feeds the motor using a simple 
open loop modulation technique. The measurements are compared with the simulations of 
the entire system, i.e. all three models discussed are connected together. Beside voltage 
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Figure 3.24: Measured vs. simulated current (LAPP cable) (a) and voltage (Ozoflex cable) (b) 
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reflections at the motor terminals, the common-mode ground current is measured and 
analyzed. 
3.2.3.1 Effect of the input impedance of the motor 
In the previous section, a large inductor was chosen as load to obtain a reflection 
coefficient KL as high as possible, see Eq. 2.19 with the condition ZL >> ZC. In this case, 
the motor impedance is smaller than the impedance of the load inductor and therefore, the 
reflection coefficient will be less. The input impedance of the motor will have also an effect 
on oscillation period Tosc of the reflections. Due to the high input capacitance, especially 
the stator winding – stator case capacitance, the traveling wave speed C 1/ ' 'v L C=  will 
be affected. This can be easily observed by comparing, for example, the wave reflection 
from Figure 3.26 (a) with the one from Figure 3.23 (a) (for LAPP cable: Tosc. ≈1.04 µs with 
load inductor and Tosc. ≈1.14 µs with motor). In Figure 3.26 (b), the same voltage reflection 
is plotted, this time using the full inverter to drive the motor. A common Space Vector 
modulation technique (SVPWM) was used to command the switches of the inverter. The 
motor speed was controlled using a simple open loop V/f characteristic. Same behavior 
and traveling wave characteristics are noticed in both cases. 
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Figure 3.25: Test setup for measuring the reflections at motor terminals 
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Figure 3.26: Voltage reflection at motor using buck converter topology (a) and motor operation (b) 
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bigger attenuation is observed when the motor is connected. As already mentioned, the 
input impedance of the motor is smaller than that of a single inductor, causing faster 
reduction of the reflections peaks (the 3rd peak is app. under 120% of the steady-state 
value, while for the load inductor case, the 4th peak fulfils this condition). 
3.2.3.2 Common-mode voltage and ground current of the motor 
In the motor simulation model, shown in Figure 2.35, the capacitive coupling between 
the stator winding and case is represented by two capacitances and damping resistors: 
Cres1 and Rres1 responsible for the high-frequency component of the CM current; Cres2 
together with Rres2 determines the middle frequency oscillations, see Figure 3.27 (a). Due 
to the simplified motor model, the CM current peak is not precisely estimated; instead the 
oscillation period is roughly approximated. Improvements to this motor model are possible 
by adding additional ladder circuits, which replace the parameters Cres1 and Rres1. They 
have been presented in [35], but they lead to a large increase of the complexity of the 
simulation. Therefore, these improvements will not be detailed here further. The simplified 
model, presented previously, will therefore be considered in further simulations, as it 
represents a good compromise between accuracy and simplicity. 
In Figure 3.27 (b), the measured and simulated common-mode voltage VCM, mainly 
responsible for the EDM bearing currents, is plotted. Same discrepancy is observed 
regarding the first peak, but oscillations are simulated more accurately. Overall, the 
simulations results are found to be satisfactory. 
A second Siemens induction motor, for the same power range (4 kW) as the BBC motor 
(5 kW), was measured and modeled. The results and the measured characteristic of the 
input impedance vs. frequency are plotted for both common and differential modes in 
section 7.2.2 (Appendix). 
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Figure 3.27: Measured vs. simulated CM ground current (a) and voltage (b) of the motor 
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4 Investigation of methods to reduce parasitic effects 
Since the phenomena of overvoltage and motor bearing damage were directly related to 
the interference between fast switching inverter, long cables and motors, different methods 
to overcome these problems were studied intensively. Three major approaches may be 
distinguished: 
→ methods related to inverters, where the voltage gradient at the inverter output is 
changed, by means of IGBT gate control or multi-level inverter topologies, so that the 
effect of the voltage reflections at the motor terminals is reduced [39]. Also, the common-
mode voltage is reduced/eliminated using unconventional switching patterns [20]; 
→ methods related to cables, where additional filters are connected, either at the 
inverter output or at the motor terminals, to reduce the voltage slope, voltage overshoot 
and/or common-mode ground current [31]; 
→ methods related to motors, where additional measures, like stronger stator insulation 
or electrical isolated bearings etc., provide more motor immunity to the overvoltage stress 
or eliminate the destructive bearing currents [16]. 
The methods introduced above have their advantages or disadvantages and can be 
used simultaneously. Finally, it is always a question of application requirements vs. 
implementation costs, therefore the optimal compromise should always be found. 
In this chapter, only the first two types of methods will be detailed, as the inverter and 
the cable were investigated thoroughly. The details, regarding the motor, were studied in a 
parallel work inside the DFG FOR575 research group [34]. Thus, the methods related to 
the inverter (regarding injection of unconventional voltage slopes and pre-/post-charge of 
cable’s stray elements) are detailed in subchapters 4.1 and 4.2. The use of motor side and 
inverter output filters is further analyzed in 4.3 and 4.4. 
4.1 Unconventional voltage slopes 
4.1.1 Increase of gate resistance RG 
The simplest way to reduce the voltage slope, influencing directly the switching behavior 
of the IGBT, is to reduce the gate current using larger gate resistances. As simple as it 
looks, this method is unpractical due to the high increase of the switching losses. To 
analyze the effect of the gate resistance in detail, the same configuration from section 
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Figure 4.1: Voltages Vinv and Vmot during turn-on (IC = 0A) using RG = 22Ω (a) and RG = 220Ω (b) 
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3.2.3, see Figure 3.25, is used, i.e. buck-converter operation of the inverter only with the 
3rd arm operating and a stator inductance as load. This setup is used with few switching 
pulses to avoid a thermal overload of the IGBT, due to the increased switching losses. 
In Figure 4.1, the measurements and simulations of the inverter output voltage Vinv and 
motor terminals voltage Vmot are plotted together for the IGBT turn-on transient, using two 
gate resistance values RG. It has to be considered that the plotted voltage Vinv represents 
actually the voltage across the freewheeling diode. While RG = 22 Ω represents the 
optimal value, used in the data sheet to obtain the main characteristics, a ten times bigger 
value RG = 220 Ω is used to significantly reduce the collector-emitter voltage slope dVCE/dt. 
The voltage reflections are obtained using the shielded 34 m long cable, connected 
between inverter and motor. The mechanism can be described as follows: 
- the high values of the gate resistance determine the reduction of the gate current level, 
mainly during Miller-Plateau phase. It was presented in Figure 2.11 (page 17) that, during 
this interval, the constant gate current charges the input capacitances of the IGBT and, 
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Figure 4.2: Voltages Vinv and Vmot (turn-on + 34 m cable) at IC = 36A for RG = 22Ω (a) and RG = 220Ω (b) 
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Figure 4.3: Voltages Vinv and Vmot (turn on + 99 m cable) for RG = 220Ω at IC = 0A (a) and IC = 36A (b) 
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together with CGC, determines the voltage gradient. By simply reducing the current value, 
the voltage slope is reduced together with the voltage reflections at the motor terminals. 
Additionally, the voltage gradient dependency on IC was observed, especially at bigger 
gate resistance. In Figure 4.2, the same voltages are plotted (measured and simulated) 
during the turn-on transient of the IGBT, but at high stationary value of the collector current 
IC = 35 A. This difference was first noticed in subsection 3.2.1.2, see Table 3.3, and was 
found to be an effect of the charge-dependent diffusion capacitance Cdiff_D. Comparing 
both Figure 4.1 and Figure 4.2, it can be noticed that for RG = 22 Ω the difference in 
voltage gradients is having no effect on the voltage reflection, while RG = 220 Ω leads to 
significant voltage reflections at low stationary current IC. This is possible due to the 
chosen cable length, i.e. the relation between the wave propagation time tp and the voltage 
rise time tr, see Eq. 2.29 and Eq. 2.30 from section 2.2.2. For a better overview, the values 
for tr, depending on the gate resistance RG and current IC are listed in Table 4.1. 
Table 4.1: Voltage Vinv rise times dependent on RG and IC for LAPP and Ozoflex cable 
 IC = 0 A IC = 36 A 
 RG = 22 Ω RG = 220 Ω RG = 22 Ω RG = 220 Ω 
34 m cable: tp ≈ 220 ns mes. sim. mes. sim. mes. sim. mes. sim. 
Vinv rise time tr / ns 96 79 604 629 144 114 968 863 
Vmot peak / V 1112 1127 856 838 1048 1024 592 663 
99 m cable: tp ≈ 640 ns mes. sim. mes. sim. mes. sim. mes. sim. 
Vinv rise time tr / ns 80 79 560 633 130 106 920 834 
Vmot peak / V 1096 1128 1080 1099 1048 1104 1008 1062 
Concluding, the “worst-case” situation, regarding the peak of the voltage reflections 
during the IGBT turn-on transient, is found to be at low IC current levels. If the 99 m long 
cable id connected between inverter and motor, the gate resistance should be much larger 
than 220 Ω to obtain a significant reduction of the voltage reflections. However, for 
technical reasons, RG was not increased further as the switching losses increase too, 
leading to an unpractical burden for inverter. In Figure 4.3, the measured and simulated 
Vinv and Vmot are presented for the IGBT turn-on transient, when the 99 m long cable is 
connected, using RG = 220 Ω and considering the two different stationary IC current levels: 
0 A and 36 A. It can be observed that, only for IC = 36 A, the reduction effect on the 
voltage gradient is noticeable, i.e. the condition tp < tr is fulfilled; see also Table 4.1. 
These observations are confirming the unpractical aspect of such measures in reducing 
the voltage reflections at the motor terminals; for switching losses measurements and 
estimations see Table 4.2. A different approach is therefore necessary and will be 
presented further. 
4.1.2 “2 Step Rise” voltage gradient 
It is possible to significantly reduce the voltage reflections at the motor terminals by 
using unconventional voltage gradients (different than the constant ramp gradient). Such a 
voltage rise, called here “2 Step Rise”, consists in dividing the voltage slope in two equal 
parts and adding a dead time in the middle, where the voltage should remain constant. 
This method was introduced in [39] together with the derivation of the mathematical 
relations. The main idea is to inject two traveling voltage waveforms on the cable, which 
are time-shifted from each other. By controlling the shift period between the two injected 
waves, a significant reduction of the voltage reflections may be obtained.  
Considering the transmission line model of the cable from section 2.2.1, the traveling 
voltage waves, from inverter to motor and back, are expressed using relations Eq. 2.17, 
Eq. 2.18, Eq. 2.20 and Eq. 2.22. After traveling four times between inverter and motor, the 
reflections will repeat with period 4tp. If the reflections at the motor and inverter side are 
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ideal, the wave will continue to reflect infinitely. In [39], the forward-traveling voltage is 
expressed separately from backward-traveling voltage. Both are calculated as a sum of all 
individual waves, traveling in the same direction and expressed as power series: 
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Eq. 4.2 
Thus, the total voltage at one point on the cable is obtained (Eq. 4.1 + Eq. 4.2): 
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If the variable x is defined (x = 0 for inverter output and x = l for motor terminals), then 
the voltage can be calculated as follows: 
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As already mentioned, to obtain a voltage cancellation at the motor terminals, two 
voltage waves are injected on the cable with half of DC-link amplitude and time shifted with 
β. In time domain, the voltage has the expression 2Step( ) [ ( ) ( )] / 2v t v t v t= + −β  and 
applying the Laplace transform, we get: s2Step(s) [ (s) (s) e ] / 2V V V
−β⋅= + ⋅ . Now, inserting 
V(l,s) from Eq. 4.4, following expression is obtained [39]: 
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Representing the last term with a power series, the delay β can be combined with the 
exponential term, getting the following expression: 
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Inserting the condition p2tβ =  in Eq. 4.6, the voltage V2Step(l,s) is calculated: 
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and reducing the power series again, the final expression is obtained: 
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Considering the ideal case, i.e. inverter → short-circuit (KS ≈ –1) and motor → open-
circuit (KL ≈ 1), the voltage at the motor terminals, when the “2 Step Rise” method is 
applied, is approximately equal to the voltage at the inverter output, delayed only with the 
propagation time constant tp. This leads to no reflections at the motor terminals: 
p
S L
s
2Step K 1, K 1
( ,s) (s) e
t
V V
− ⋅
≈− ≈
≈ ⋅l . Eq. 4.8 
The effect of “2 Step Rise” method can be obtained also graphically, like Figure 4.4 
shows. The two individual components of the voltage wave, injected to the cable, are 
represented on the top left and center part of the figure. The sum of them (top right part) 
will have the 2 Step shape with β delay between each wave. The effect of each individual 
voltage wave will be a voltage reflection at the motor terminals. It must be considered that 
each wave has VDC/2 amplitude and the reflection peak will therefore reach VDC level. By 
comparing the two individual reflections, it can be noticed that, for β = 2tp, they are shifted 
with 180° to each other, i.e. the peaks of first individual reflection overlap the valleys of the 
second one. By adding the individual reflections, the obtained total voltage wave presents 
small peaks due to the almost ideal characteristic of the reflection coefficients from motor 
and inverter considered in this case (KS ≈ -1 and KL ≈ 1). 
To implement the “2 Step Rise” method, two different approaches are analyzed together 
with their advantages and disadvantages. 
4.1.2.1 “2 Step Rise” method implemented with unconventional gate driver 
The unconventional gate driver circuits, also called active gate drivers, were studied 
before in [24] with the purpose of controlling the switching behavior of the IGBT by means 
of controlling the gate current. Thus, it is possible to control the gradients of current IC or 
voltage VCE by sensing these quantities, closing the control loop and comparing them with 
the user-defined reference values. The schematic of the active driver is drawn in Figure 
4.5. The structure follows a classical control loop, with the IGBT as plant and the blocks, 
before the final amplification stage, as controllers. The state variables are the voltage and 
current gradients. Therefore, an external capacitor CdV is used to sense the voltage 
gradient and an external stray inductor LdI (or the internal stray inductance of the IGBT 
module between the auxiliary emitter pin and the main emitter pin) for sensing of the 
current gradient. 
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Figure 4.4: Graphic representation of the “2 Step Rise” method principle 
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The active driver is implemented using the current as a signal quantity and fast bipolar 
transistors, as the control loop should be fast as possible [24]. CdV delivers the current IV_in 
as a function of voltage gradient and RdV delivers the current IV_lin dependent on the 
voltage VCE. The latter is used for control linearization. The user can set the reference of 
the voltage gradient using IV_ref. The voltage gradient control block delivers IV_out at the 
output. In a dual way, the current gradient is measured with the stray inductance LdI and 
then the voltage drop over this inductance is transformed in current (II_in) using RdI. The 
reference II_ref can be set by user and the output II_out is fed further to the “Event Control” 
block. The two controls must run sequentially and not interfere during the turn-on and turn-
off transitions. The switch S1 is responsible for this task and controlled directly by the 
control block for current gradient. If II_in is greater than II_ref, the switch S1 will commute to 
position 2 and the gate current is determined by II_out. The switch remains on position 1 by 
default. Inside the “Event control” block there is a second switch S2, which determines the 
type of transient (on or off) for IGBT. Therefore, this switch is connected to the µ-controller 
through an interface. Additionally, the protection circuits, like short-circuit or undervoltage 
detection, may command directly this switch to turn-off in case of a failure. 
The new feature, added to the active drive in this work, represents the “2 Step Rise” 
block, which is introducing the intermediate dead time when the voltage reaches VDC/2. 
For that, the resistance R2-Step is used to obtain the voltage-dependent current I2-Step. The 
two IGBT transitions, separated by S2 in the previous block, are treated separately in this 
block also. When the current I2-Step indicates the reach of the VDC/2 level, the switches of 
the two individual blocks will commute the current Ion or Ioff to ground, thus interrupting the 
supply further to the “Final stage” block. By default, these switches are allowing the current 
Ion or Ioff to flow further. 
Finally, the currents for turn-on and turn-off transients are amplified and fed to/from the  
gate connection of the IGBT. Thus, adjusting the references IV_ref and II_ref, the gate 
currents IG_on and IG_off are controlled independently to limit the IC and VCE gradients. 
However, the main focus in this work is to influence only the voltage gradient, therefore the 
current gradient will not be limited. 
Using the active gate driver from Figure 4.5, the voltage slope can be reduced to fulfill 
the condition tp<tr, (see Eq. 2.29), i.e. a significantly reduction of the voltage overshoot at 
the motor terminals. However, because this approach is similar with the simple increase of 
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Figure 4.5: Block diagram of IGBT active gate driver with additional “2 Step Rise” block 
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the gate resistance from section 4.1.1, this solution is not practical, due to the high 
increase of the switching losses. Using the “2 Step Rise” block, the “2 Step Rise” voltage 
slope can be obtained during the switching transient of the IGBT. 
For example, the LAPP cable (34 m) is considered connected between inverter and 
load. The propagation time tp is app. 220 ns and the delay for the voltage “2 Step Rise” is 
app. 440 ns, taking into consideration the condition β = 2tp from the previous subsection. 
Further, Figure 4.6 shows the simulation results from [59] for the collector-emitter voltage 
VCE and voltage reflection Vmot at the motor terminals during the IGBT turn-off transient. 
Comparison is made between the small voltage gradient (app. 600 V/µs, see Figure 4.6 
(a)) and the “2 Step Rise” method (see Figure 4.6 (b)). Due to the high complexity of such 
a driver and lack of time for implementation and realization, only simulations were 
conducted. Available (external) simulation models were used to simulate the RF bipolar 
transistors. The effect of the “2 Step Rise” is clearly noticed when β is chosen 440 ns. 
Table 4.2: Switching energy and overvoltage with large gate resistance and “2-Step rise” method 
dVCE/dt ≈  6 kV/µs (RG = 22 Ω) 0.6 kV/µs (RG = 220 Ω) “2-Step Rise” method 
Turn-On energy 1.2 mJ 12 mJ 7 mJ 
Turn-Off energy 1.4 mJ 13 mJ 8 mJ 
Voltage overshoot app. 95% < 15% < 20% 
Moreover, the energy was calculated for the considered switching transients and 
compared with the ones for different values of the gate resistance, see Table 4.2. Using 
(a) (b) 
Figure 4.6: Simulated transient with decreased voltage slope (a) and “2 Step Rise” (b) 
VDC
2
VDC
2
Saux+ Saux-
STOP
SBOT
Daux+ Daux-
VOut
ILoad
 
Figure 4.7: Three level inverter topology for “2 Step Rise” method implementation 
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the “2 Step Rise” method, 40% lower losses are obtained for approximately same voltage 
overshoot when compared to the RG = 220 Ω solution. 
It can be noticed that the “2 Step Rise” method represents a good alternative for 
overvoltage reduction at the motor terminals. However, special attention must be taken 
due to the high increase of the switching losses. This aspect makes the implementation of 
the unconventional IGBT drivers rather complicated and feasible only for cables shorter 
than 30 m, where no large delay β is required between each individual voltage pulse [60]. 
4.1.2.2 “2 Step Rise” method implemented with the three-level converter topology 
A different approach, to impress the two voltage pulses on the cable with β delay, is the 
use of the three-level converters [39]. The usual voltage inverters for ASD are also called 
two-level inverters as they commutate the output voltage between 0 and VDC. If additional 
switches are connected to the mid point of DC link, the VDC/2 voltage level is available for 
commutation. A single leg from a three level inverter topology is shown in Figure 4.7. 
Additional switches, Saux+ and Saux-, realize the connection between the DC-link mid point 
and inverter output, allowing the VDC/2 voltage level at the inverter output. Considering the 
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Figure 4.8: Measured voltage at inverter output and motor terminals using 3-level inverter topology 
β = 1.3µs= 2tp 
β = 0.8µs < 2tp β = 1.7µs > 2tp 
 Investigation of methods to reduce parasitic effects  
 75 
direction of the load current ILoad from Figure 4.7, the switching order is: Saux+ turns on first 
and the output voltage VOut rises to VDC/2; the upper switch STOP turns on after time delay β 
and the output voltage rises further to the VDC level. The anti-parallel diode Daux- is used 
here to prevent a short-circuit of the upper DC-link capacitor. In a similar way but for 
negative load current values, the switch Saux- is used to obtain the intermediate level VDC/2. 
Finally, after SBOT turns on the output voltage reaches the 0 level. Also here, diode Daux+ 
prevents the short-circuit of the lower capacitor from the DC link. 
Such inverter topology was built and tested. If the auxiliary switches are also IGBTs, 
additional delays due to the switching transients make the use of this inverter topology 
unpractical for cable length shorter than 30 m. Therefore, the inverter prototype was 
connected to the 99 m long Ozoflex unshielded cable in order to obtain a clear view of the 
effect of the “2 Step Rise” method. Figure 4.8 presents the measurements obtained for 
different values of the β delay. When no intermediate step is applied to the VCE gradient, 
the voltage reflections at the motor terminals with Vpeak ≈ 2⋅VDC are observed; see Figure 
4.8 (a). From Appendix, section 7.1.2, the wave propagation time is obtained from 
measurements: tp ≈ 650 ns. According to condition β = 2⋅tp, a necessary delay of 1.3 µs is 
calculated. This can be noticed in Figure 4.8 (b), where the appropriate delay β leads to 
almost no voltage reflection at the motor terminals. If the intermediate step delay is smaller 
(approx. 0.8 µs in Figure 4.8 (c)) or bigger (app. 1.7 µs in Figure 4.8 (d)), the voltage 
reflection will increase. 
In conclusion, the “2 Step Rise” method depends strongly on the cable length. For 
unknown lengths, the wave propagation must be first estimated from the wave reflections 
at the motor side and then the delay β calculated. This makes the application of this 
method an iterative process. Moreover, the “2 Step Rise” method can be implemented in 
two different ways but with corresponding costs: IGBT active drivers for short cable lengths 
(increase of switching losses) or three-level inverter topology for longer cables (increased 
inverter complexity and additional semiconductor switches). 
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4.2 Pre and post-charge of the cable stray elements 
A second method, analyzed in this work, was first introduced in [10] and consists in 
applying a short pulse before and after each PWM pulse to pre and post-charge the stray 
inductances and capacitances of the cable. Because the traveling wave phenomenon 
consists in successive charging and discharging of the distributed capacitances and 
inductances along the cable length, it will be shown further that changing the initial 
conditions, leads to an elimination of the voltage reflections at the motor terminals. 
This method starts with the analysis of the strongly-simplified HF equivalent circuit for 
motor and cable, namely a simple RLC circuit connected to a voltage source (DC-link 
circuit); see Figure 4.9 (a). The switches are ideal and commutate the DC-link voltage VDC 
at the inverter output. Thus, the line-line voltage will excite the RLC circuit starting with t0. 
In this equivalent circuit, the capacitance Ceq includes the cable and motor capacitances 
while Leq stands for the equivalent impedance of the cable. Additionally, the cable 
equivalent resistance Req may be considered, as the voltage reflections are eventually 
attenuated. After t0, the voltage over the capacitance VC will oscillate with period T0 and, 
depending on the Req value, will have an overshoot (response of a second order system). 
Applying KVL to the circuit from Figure 4.9 (a), following expression is obtained: 
C
DC eq C eq C
d ( )
( ) ( ) 0
d
i t
V R i t L v t
t
− + ⋅ + ⋅ + = ,  
and, introducing the capacitor voltage VC as a single unknown, the differential equation is: 
2
C C
eq eq eq eq C DC2
d ( ) d ( )
( )
dd
v t v t
L C R C v t V
tt
⋅ + ⋅ + = . Eq. 4.9 
If the equivalent resistance of the cable is neglected then the condition for the worst 
case, regarding the wave oscillations, are obtained: a voltage overshoot app. twice the 
steady-state value (VDC level); no oscillation attenuation. Therefore, Req will be neglected 
further and the solution for Eq. 4.9 will be: 
C DC 0( ) (1 cos )v t V t= ⋅ − ω , Eq. 4.10 
where ω0 represents the natural frequency in s
-1 of the voltage wave. Applying the 
derivative to the equation Eq. 4.10, an expression for the capacitor current iC(t) is obtained: 
C DC
C eq 0
eq
d ( )
( ) sin
d Z
v t V
i t C t
t
= ⋅ = ⋅ ω , Eq. 4.11 
with eq eq eq/Z L C= . 
The condition for no reflections at cable end is stated in [10]: the energy for pre-pulse 
must not exceed the maximum value that allows the capacitance to charge up to the VDC 
level. The maximum energy for the pre-pulse can, therefore, be defined as: 
VDC
vC(t)
Req Leq
Ceq
iC(t)S
 
iC(t)
vC(t)
iC(t)
tPre-P tSC tMP tSC tPost-P
vC(t)
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(a) (b) 
Figure 4.9: Equivalent circuit (a) and theoretical wave forms (b) for pre- and post-charge method 
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2
Pre-P,max eq DC
1
2
W C V= ⋅ ⋅ . Eq. 4.12 
Considering the equivalent circuit from Figure 4.9 (a) and Eq. 4.11, the energy stored in 
the capacitor Ceq during the pre-pulse is: 
Pre-P
2
Pre-P DC C DC eq 0 Pre-P
0
( ) (1 cos( ))
t
W V i t V C t= ⋅ = ⋅ ⋅ − ω ⋅∫ , Eq. 4.13 
where tPre-P represents the time duration of the pre-pulse. Comparing Eq. 4.13 and Eq. 
4.12, this time interval is determined as a function of oscillation period 0 0 0T 1/ 2 /f= = pi ω : 
2 2
eq DC eq DC 0 Pre-P Pre-P 00.5 (1 cos( )) (1/ 6) TC V C V t t⋅ ⋅ = ⋅ ⋅ − ω ⋅ ⇒ = ⋅ . Eq. 4.14 
During tPre-P, the voltage vC and current iC rise, while the energy is stored in both 
inductor Leq and capacitor Ceq from the equivalent circuit. A short-circuit period tSC must 
follow the pre-pulse period to allow the inductor pass its energy further to the capacitor. 
During this time interval, the voltage source VDC is short-circuited and tSC should be equal 
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Figure 4.10: Measured voltage at inverter output and motor terminals using pre-charge method 
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to tPre-P in order to reduce iC back to zero, see Figure 4.9 (b). The capacitor voltage vC will 
increase further, during the short-circuit period, to the VDC level. Thus, at the end of tSC, the 
main pulse may occur, having the capacitances of cable and motor loaded at the VDC 
voltage level, and in ideal case no voltage reflections occur. 
In Figure 4.9 (b), the pulses before and after the main pulse are shown together with the 
theoretical waveforms for the capacitor current iC and voltage vC. It can be noticed that a 
similar procedure must be followed at the end of the main pulse (IGBT turn-off transient) 
but this time in reverse direction: first, a short-circuit state is applied, during the tSC time 
interval, to decrease the voltage vC (passing a part of the energy to the inductor Leq); 
second, the post pulse is applied during the tPost-P period. If such a procedure is not used, 
the energy will bounce between Leq and Ceq, in form of oscillations at both begin and end 
of the main pulse, until Req damps these oscillations. 
The measurements were carried out at a small setup, as special adjustments to normal 
PWM modulation are necessary. A FPGA logic unit was used to deliver the switching 
instants for the pre- and post-pulses. This unit allows a good time resolution (faster clock 
than the CPLD unit from the AMI board) and, hence, the possibility of a fine tuning of the 
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Figure 4.11: Simulated voltage at inverter output and motor terminals using pre-charge method 
T0_1_sim 
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time intervals tPre-P, tSC and tPost-P. Also, smaller DC-link voltage levels were preferred to 
bigger ones due to safety reasons (100 V instead of 560 V). However, the effect of the pre- 
and post-charge method remains unaltered for the smaller DC-link voltages. 
During the measurements, following disadvantage was noticed: pre- and post-charge 
method does not work without an inverter output choke. The strongly simplified equivalent 
circuit fails in case of distributed cable parameters, i.e. the equivalent inductor Leq from 
Figure 4.9 (a) is no longer available directly at inverter the output and before the equivalent 
capacitor Ceq. That is why this method works only with inverter output chokes. Moreover, 
the authors from [10] recommend this method in order to reduce the necessary output 
chokes and to obtain the same voltage overshoot at the motor side. 
Figure 4.10 shows the measured line-line voltages at the inverter output and motor 
terminals for two different values of output chokes. In Figure 4.10 (a) and (b) a 40 µH 
output inductor was used. The effect of the pre-pulse can be seen in figure (b) where a 
voltage overshoot of app. 50% is still noticed. When no pre-pulse is applied, Figure 4.10 
(a), the voltage overshoot is high and the wave oscillation on the cable is T0_1_mes ≈ 4.6 µs. 
According to Eq. 4.14, the following time interval is calculated tPre-P_1 = tSC_1 ≈ 766 ns. 
Figure 4.10 (c) and (d) shows the same measurements but with 73 µH output choke. The 
voltage overshoot is under 25% in this case, figure (d), while the oscillation period 
T0_2_mes ≈ 5.6 µs, see figure (c), leads to a time interval tPre-P_2 = tSC_2 ≈ 933 ns. 
The connection between the inverter prototype and inductive load was realized using 
the 99 m Ozoflex cable. Comparing the obtained time intervals, necessary for pre- and 
post-charge method, with the wave propagation delay for this cable (tp ≈ 650 ns) it can be 
noticed, that only for tPre-P > tp, the presented method will have an effect on overvoltsage, 
otherwise the wave propagation delay will be dominant. 
Similar results were obtained from simulations, presented in Figure 4.11. For the 40 µH 
inverter output choke, the results are shown in Figure 4.11 (a) and (b) without and with 
pre-charge method, respectively. The oscillation period T0_1_sim ≈ 4.5 µs is close to the 
measured one. The 73 µH output choke leads to the results from Figure 4.11 (c) and (d), 
with an oscillation period T0_2_sim ≈ 5.51 µs, also closed to the measured value. The same 
tendency from measurements is observed in simulations too, namely the use of inverter 
output chokes is limited by the condition tPre-P > tp. The 40 µH choke determines smaller 
pre-pulse and short-circuit times (closed to the wave propagation delay) than the 73 µH 
choke, thus the voltage overshoot will be higher (app. 45%). 
Finally, it can be concluded that the pre- and post-charge method represents a good 
solution only in combination with inverter output chokes. Using solely output chokes, the 
oscillations are damped e.g. by the parallel connected resistances. Applying pre-charge 
pulse, the oscillations are damped by increasing the voltage across the cable capacitance 
to the VDC level, before applying the main pulse. But the switching losses are increasing 
three times as for each main pulse two additional pulses are required. Therefore, the fast 
switching devices, like MOSFETs, are preferred in this case. 
Using the developed simulation models for inverter, cable and motor, a good estimation 
of the voltage oscillations is achieved, see measured / simulated pairs (T0_1_mes / T0_1_sim) 
and (T0_2_mes / T0_2_sim). Based on this estimation, the appropriate time intervals tPre-P and 
tSC are directly calculated. Finally, the results obtained from measurements and 
simulations are in good agreement. 
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4.3 Use of cable terminators 
Several methods for the overvoltage reduction, dealing with different inverter topologies 
and switching strategies, were analyzed in the previous two subchapters. In this and next 
subchapter, the main focus will shift to the cable and the overvoltage reduction methods 
dealing with the cable. The filters are of large use nowadays in industry due to their 
simplicity. However, many aspects must be regarded when filters are introduced in the 
inverter-cable-motor systems. The major aspect represents the filter losses, which will 
affect the overall efficiency of the system. Moreover, supplementary costs are involved, 
too, as passive elements of a high quality, especially the inductors, come together always 
with higher costs. Therefore, an analysis and finally a comparison of the mostly used filters 
in industry will be further given, starting with the simplest ones, the motor terminals filters 
also known as cable terminators, and ending with the inverter output filters. 
On one hand, the cable terminators are based on a different operation principle as the 
inverter output filters, namely the voltage overshoot is reduced when the cable impedance 
is matched with the help of the additional filter impedance. On the other hand, the inverter 
output filters are affecting the voltage gradient at the inverter output, thus allowing milder 
voltage slopes to be impressed to the cable. 
4.3.1 Termination resistances 
The simplest cable terminators can be implemented only with resistances. This 
approach is widely spread in communication, where resistive terminators are avoiding the 
signal reflections at the receiving side when the line impedance is matched. Usual values 
for such resistances are varying between 50 Ω and 100 Ω, depending mostly on the type 
of the cable. For example, the 50-Ohm resistances are well suited for the coaxial cables 
used in the 100 Base-T computer networks. 
While in the communication domain low voltages are used (in range of tens to few 
volts), the voltages applied at the inverter output are much larger (above 300 V) in ASD, 
which makes the use of the resistive cable terminators very unpractical due to the high 
losses. However, this type of terminator was investigated only for comparison purposes. 
Figure 4.12 illustrates the topology of this terminator, where the resistances can be 
connected in a Y or ∆ configuration. Thus, the necessary resistance values, matching the 
cable impedance, will depend on the configuration. For example, the 34 m long shielded 
cable is considered. For the Y connection, the corresponding cable impedance is app. 
35 Ω (common-mode impedance ZCab_CM) while for the ∆ connection the differential mode 
impedance ZCab_DM is app. 110 Ω (see Table 7.3 from section 7.1.1). Using the similar 
values for the filter resistances, the voltage overshoot at motor terminals is damped. The 
simulations are presented for the Y filter configuration and two resistance values in Figure 
4.13: RF_Y = ZCab_CM in Figure 4.13 (a) and RF_Y = 2 ZCab_CM in Figure 4.13 (b). It can be 
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Figure 4.12: Star (Y) and delta (∆) configurations for resistive cable terminator 
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noticed that, for higher resistance values, the oscillations are no longer 100% damped and 
a voltage overshoot of app. 22% is obtained. 
The resistive losses of the terminator were calculated from simulations and the results 
are summarized in Table 4.3 for both Y and ∆ configurations and the two different values 
of the RF resistance. 
Table 4.3: Estimated losses for resistive cable terminator 
 Star (Y) configuration Delta (∆) configuration 
Losses: 3070 W Losses: 2650 W RF = ZCab_CM/DM 
Overshoot: none Overshoot: none 
Losses: 1411 W Losses: 1350 W RF = 2⋅ZCab_CM/DM 
Overshoot: 22% Overshoot: 24 % 
4.3.2 RC filters 
A better alternative to the simple resistive terminators is the RC-filter, consisting in a 
series connection of resistance and capacitance. Like in the previous case, two 
configurations are possible, namely the Y and ∆ configurations. The resistances alone 
damp the voltage overshoot but capacitances cut off the fundamental DC-component of 
the current through resistances, thus reducing the losses considerably. Both star (Y) and 
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Figure 4.13: Simulated line-line voltage at motor terminal for RF_Y = ZCM (a) and RF_Y = 2 ZCM (b) 
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Figure 4.14: Y and ∆ configurations for RC cable terminator 
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delta (∆) connections for the RC filters are shown In Figure 4.14. The most important issue 
for implementing a filter is to calculate the parameters of the filter. A design algorithm is 
presented in [31], which relies on the strongly-simplified equivalent circuit of the inverter-
cable system from Figure 4.15 (a). In this figure, the cable parameters have to be 
adjusted, depending on the type of filter configuration: CM for the Y connection or DM for 
the ∆ connection. Further, the star (Y) connection will be considered for exemplification. 
The incident and the reflected voltage (vin and vref) together with the current (iin and iref) 
waves are connected by the cable impedance ZCab_CM, using following relations: 
in Cab_CM inv Z i= ⋅ ; = ⋅ref Cab_CM refv Z i . Eq. 4.15 
The voltage at the terminals of the filter is: 
F in refv v v= + ; = −F in refi i i . Eq. 4.16 
The differential equation for the filter is expressed with: 
F F F F
F
1
dv R i i t
C
= ⋅ + ⋅ ⋅∫ . Eq. 4.17 
Inserting Eq. 4.15 and Eq. 4.16 in Eq. 4.17, the following expression is obtained: 
ref refin in
in ref F
Cab_CM Cab_CM F Cab_CM Cab_CM
1
( ) ( ) d
V VV V
v v R t
Z Z C Z Z
+ = ⋅ − + ⋅ − ⋅∫ , Eq. 4.18 
which can be rearranged with vref at the left side in the following way: 
F Cab_CM ref ref F Cab_CM in in
F F
1 1 d
( ) d ( ) d
d
R Z v v t R Z v v t
C C t
+ ⋅ + ⋅ ⋅ = − ⋅ + ⋅ ⋅ ⇒∫ ∫   
ref ref in in
F Cab_CM F Cab_CM
F F
d d
( ) ( )
d d
v v v v
R Z R Z
t C t C
⇒ + ⋅ + = − ⋅ + . Eq. 4.19 
Further, the incident voltage wave is considered constant vin = VDC (i.e. dvin/dt = 0) and 
the differential equation from Eq. 4.19 becomes: 
ref ref DC
F Cab_CM
F F
d
( )
d
v v V
R Z
t C C
+ ⋅ + = ,  
with the following solution: 
L'CM/DM
C'CM/DM
Vinv CF
vinvref
iref iin
RF
iF
vF
0 20 40 60 80
0
20
40
60
80
100
 
 
R
F
=Z
CabCM
 /2
R
F
=Z
CabCM
R
F
=2 Z
CabCM
0
60
120
180
240
300
/ nF
Overvoltage / % Losses / W
 
(a) (b) 
Figure 4.15: Equivalent circuit for RC filter design (a); Overvoltage (solid) and losses (dashed) vs. RF 
and CF characteristics (b) 
20% → 60W 
40% → 40W 
 Investigation of methods to reduce parasitic effects  
 83 
−
+ ⋅= − ⋅ F Cab_CM F( )ref DC K e
t
R Z C
v V . 
Eq. 4.20 
The boundary conditions need to be defined to determine the constant K: at t = 0, the 
filter capacitor is discharged (VC_F = 0) and the cable is seeing only the resistive part of the 
filter. The reflected voltage can be expressed only as a function of incident voltage: 
F Cab_CM
ref in L in
F Cab_CM
K
R Z
v v v
R Z
−
= ⋅ = ⋅
+
. Eq. 4.21 
Inserting Eq. 4.21 in Eq. 4.20, the constant K is obtained at t = 0: 
Cab_CM
DC
F Cab_CM
2
K
Z
V
R Z
⋅
= ⋅
+
,  
and, finally, using Eq. 4.20 in Eq. 4.16, the expression for vF is found : 
−
+ ⋅⋅= + = ⋅ − ⋅ ⋅
+
F Cab_CM F( )Cab_CM
F in ref DC DC
F Cab_CM
2
2 e
t
R Z CZ
v v v V V
R Z
. Eq. 4.22 
First, the filter resistance is set equal to the cable impedance to damp the voltage wave 
reflections. Considering the 34 m long LAPP cable, the following expression is obtained: 
RF = ZCab_CM = 35 Ω. 
The second step is to set the desired voltage overshoot. Due to the presence of the 
capacitances, there is still some oscillation because the complexity of the system 
increases. For example, at time t = 2tp the desired voltage overshoot is 20%. Replacing 
vF = 1.2⋅VDC in Eq. 4.22, the capacitance CF can be determined as follows: 
− −
+ ⋅ + ⋅⋅⋅ = ⋅ − ⋅ ⋅ ⇒ =
+
F Cab_CM F F Cab_CM F( ) ( )Cab_CM
DC DC DC
F Cab_CM
2
1.2 2 e 0.8 e
t t
R Z C R Z CZ
V V V
R Z
  
p
F
Cab_CM
2
2 ln(0.8)
t
C
Z
− ⋅
⇒ =
⋅ ⋅
. Eq. 4.23 
Using the known values for tp and ZCab_CM (per-phase parameters of the 34 m long 
LAPP cable from Table 7.3), the filter capacitance is found: CF = 24.6 nF. Using these 
values for filter parameters, the results from Figure 4.16 (a) are obtained from simulations. 
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Figure 4.16: Simulated line-line voltage at motor terminal for CF_Y = 24.6 nF (a) and CF_Y = 48 nF (b) 
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In Figure 4.16 (b) the simulation results for a larger capacitance value are shown. It can be 
noticed that the voltage overshoot is reduced, but at the same time, filter losses increase. 
Finally, the design of the RC terminators represents a trade-off between overvoltage 
and losses. The characteristic curves, shown in Figure 4.15 (b) are obtained by varying the 
filter parameters. The solid lines represent the voltage overshoot (left Y axes) and dashed 
lines stand for losses (right Y axes). On the X-axes the filter capacitance CF was varied 
and the three sets are depicted for three filter resistance: ZCab_CM / 2, ZCab_CM and 2ZCab_CM. 
From these characteristics, possible filter implementations (parameter values) may be 
chosen depending on the desired compromise voltage overshoot vs. losses. For example, 
two pairs of filter parameters can be directly determined for two operation points: 
20% → 60W and 40% → 40W, see Figure 4.15 (b). However, very good results, regarding 
the overvoltage at motor terminals, are obtained when RF = ZCab_CM is chosen. 
4.3.3 RC-Diode clamp filters 
A third type of passive cable terminator, investigated here, is based on the voltage 
clamping, using a rectifier bridge and power Zener diodes. This filter topology was detailed 
in [61] and is drawn in Figure 4.17 (a). Using the diode bridge, the line-line voltages from 
the cable are rectified and the half DC-link voltages are reproduced over both upper and 
lower CF capacitances. The Zener diodes are used in parallel with these capacitances to 
clamp the voltage increase at motor terminals over a certain limit. During the voltage 
clamping, additional resistances are used to limit the current peaks, thus reducing the 
losses in the Zener diodes and protecting them. 
Compared with the RC-filter topology, where only the resistive losses were accounted, 
due to much smaller capacitor losses, additional losses will be generated by the rectifier 
and Zener diodes, which cannot be neglected anymore. Therefore, the ideal models for 
the rectifier and Zener diodes must be replaced with real models, taking into consideration 
e.g. the voltage drop during conduction. 
First, the rectifier diodes of the filter must have different properties than the common 
ones, as the clamped voltage has a much higher frequency than the power grid voltage. 
Moreover, they need to support high voltages and allow short currents with high 
amplitudes (depending on the filter parameters RF and CF). Thus, an ultra-fast diode was 
chosen for the experimental setup with the following properties: 1200V breakdown voltage 
and 40A forward surge current. For losses estimations only the static characteristic 
(conduction losses) of the diode will be considered (see Figure 4.18 (a) depicted from data 
sheet [62]), as the switching losses are assumed to be negligible for this diode types. 
Second, the ideal Zener diode is replaced also with a static model shown in Figure 4.18 
(b), which consists of: a constant voltage source UZ, representing the Zener threshold 
voltage; a resistance RZ, which stands for the slope of the reverse current characteristic 
UZ = f(IZ); an auxiliary ideal diode DZ used to allow the Zener current IZ to flow only when 
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Figure 4.17: RC-Diode clamp filter topology with Zener diodes (a) and DC-link feedback (b) 
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the threshold voltage UZ is exceeded. In parallel, the diode DFF may be used to model the 
forward conduction but, due to the fact that the Zener diodes are used here only to clamp 
the capacitor voltage, this diode may be neglected. Because the reverse current slope is 
very steep for Zener diodes, an external resistance (RZ in this case) is usually used to limit 
IZ and protect the device. The Zener diode with highest breakdown voltage available has 
UZ = 200 V and allows IZ = 200 mA maximum, [63]. This current limitation leads further to 
an unpractical increase of the necessary number of Zener diodes. 
An equivalent circuit is proposed in [61] to emulate the power Zener diode and clamp 
the excess voltage across CF. For simplification, the static model from Figure 4.18 (b) was 
used in simulation, whereas RZ was chosen 1 Ω to obtain reasonable IZ values for an 
hypothetical power Zener diode. If RZ is increased to limit IZ, the Zener losses increase. 
The total losses are presented In Figure 4.19 (a) when only one filter parameter is 
varied, namely resistance RF. It can be noticed that the Zener diode losses are dominant 
and strongly increasing for lower RF values. The losses in RF are relative low compared to 
the ones from the Zener diodes and show a slightly decreasing trend with decrease of RF. 
The smallest losses belong to the clamping diodes. In fact, theses losses are very small 
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Figure 4.18: Rectifier diode charact. (a) and Static Zener diode model (b) 
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Figure 4.19: Losses distribution (a) and overvoltage/losses variation for RC-D clamp with Zener D (b) 
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compared to those of the Zener diodes and therefore they are represented in Figure 4.19 
(a) increased by a factor 5. It will be shown later that the switching losses of the clamp-
diode are in reality not negligible. However, they play a rather minor role in this case. 
Figure 4.19 (b) shows the variation of the voltage overshoot (solid line; in %) and total 
losses (dashed line; in Watt) depending on the filter resistance RF and voltage level of the 
Zener diode. A similar trend as in the case of RC terminator is observed when RF is 
decreased, i.e. the overvoltage decreases but the losses increase. A variation of CF has a 
minor influence on both overvoltage and losses. Another important factor in the filter 
design is the choice of the Zener voltage level. Higher voltage levels lead to lower losses 
but increased overvoltage. Finally, this characteristic may be used as a design chart in a 
similar way like the characteristic for the RC filter: the filter parameters and losses are 
obtained directly for 20% and 40% overvoltage, see Figure 4.19 (b). 
Due to the high losses in the Zener diode, especially when low overvoltage ratios are 
needed, a different RC-Diode clamp terminator topology was analyzed and implemented. 
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Figure 4.20: Losses distribution (a) and overvoltage/losses variation for RC-D clamp with DC link (b) 
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Thus, the Zener diodes are removed and the upper and lower potentials of the diode 
bridge are connected back to the positive and negative busses of the DC-link by using two 
unused conductors of the same cable, e.g. the 4th and PE conductors from the 5-conductor 
LAPP cable, as shown in Figure 4.17 (b). A buffer capacitor is connected at the output of 
the diode bridge to reduce the voltage oscillations due to the cable length. 
The principle is same as in the previous case, i.e. the voltage reflections are clamped 
using the diode bridge. A part of the energy, taken from reflections, is dissipated on the 
damping resistors but most of it will be fed back to the DC link, thus increasing the filter 
efficiency. A prototype of this filter type was constructed and tested. Figure 4.21 (a) shows 
the DC-link connection at the inverter, using two additional conductors from the LAPP 
cable. The prototype is pictured in Figure 4.21 (b). All the elements are visible on the test 
board together with the connections to the motor.  
The estimated losses, represented in Figure 4.20 (a) (from simulations), are 
considerably lower than in the previous filter topology with Zener diodes. However, the 
clamping-diode losses can be divided into two categories: 
- conduction losses – This filter topology shows increased conduction losses of the 
diodes, in both simulation and measurement, when the load current is increased. The 
voltage drop on the cable, due to the load current magnitude and direction, determines a 
positive bias voltage and, therefore, the corresponding clamp diode will conduct, like in 
Figure 4.22 shown for both directions of the load current. The filter resistance RF limits the 
resulting current. The lower the RF values are, the higher the current levels through the 
clamping diodes are, resulting in higher conduction losses, see Figure 4.20 (a). 
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Figure 4.22: Conduction mechanism of the clamp diode from the filter for the positive (a) and 
negative (b) direction of the load current  
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Figure 4.23: Measurements vs. simulations for RF = 18 Ω (a) and RF = 50 Ω (b) 
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- switching losses – being neglected in previous case, they become important due to 
the low total losses. Because there is no information in data sheet about the recovery 
energy [62], the switching losses are difficult to estimate. Therefore, they are first 
measured and then considered in simulations only for the worst case. Thus, constant 
additional losses of app. 7.4 W are represented in Figure 4.20 (a). 
The overvoltage and total losses variation with RF is shown in Figure 4.20 (b). For both 
RC-diode clamp topologies, an overvoltage less than 20% is obtained for small values of 
the filter resistance (RF < ZC/2), when compared to the RC terminator topology. Here, the 
optimal value was RF = ZC, see Figure 4.15 (b). For a 20% and 40% voltage overshoot, the 
losses and filter resistance are determined directly from the plotted characteristic, as 
shown in Figure 4.20 (b). 
Finally, the simulations and measurements are shown in Figure 4.23 for the RC-diode 
clamp filter topology with DC-link feedback, using two different values for RF: 18 Ω and 
50 Ω. As expected, a smaller voltage overshoot is observed for a smaller resistance value. 
Also, a good agreement between simulations and measurements is obtained, thanks to 
the accurate simulation models. 
 
 
 
 Investigation of methods to reduce parasitic effects  
 89 
4.4 Use of inverter output filters 
The operation principle for this type of filters is: having additional line inductors, the 
filters at the inverter output reduce the voltage overshoot at the motor terminals by 
decreasing the voltage slope at the inverter output. This brings other advantages, like 
smaller displacement currents in the cable and motor, but higher losses occur due to the 
additional inductors crossed by the full load current (resistive and core losses). Further, 
several filter topologies are analyzed together with their design algorithms. Because the 
losses estimation is much more difficult for inductors due to the many unknown variables, 
like conductor diameter or core properties, the losses for this type of filters will not be 
considered further but only the effect on overvoltage and RF losses. 
4.4.1 RL filter 
The simplest inverter output filter can be realized with line chokes at the inverter output, 
see Figure 4.24 (a). Because the inductors alone introduce large oscillations, parallel 
resistors are used to damp these oscillations. Such filter topology was introduced in [37] 
together with the design method. Filter design starts with the simplified equivalent circuit of 
the cable from Figure 4.24 (b), where the inductor and resistor of the filter are added. The 
transfer function of the entire circuit from Figure 4.24 (b) can be expressed as follows: 
⋅ + ⋅
= =
+ + + +
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which has the following characteristic equation: 
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The nonoscillatory condition for Eq. 4.24 is given by the expression D ≥ 0, where D 
represents the discriminant of Eq. 4.25. Following relation is obtained for D = 0: 
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Finally, the nonoscillatory conditions are found: 
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Figure 4.24: RL filter topology (a) and equivalent circuit for filter design (b) 
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Eq. 4.27 
Inserting the values for the LAPP Cable, LTot_DM = L’DM·l = 15.64 µH (see Table 7.3) and 
CTot_DM = C’DM·l = 3.128 nF (see Table 7.3), the parameter values of the filter are obtained: 
= ⋅ ≈ µF Tot_DM8 125 HL L ; from Eq. 4.26 ⇒ F 108R = Ω . 
Also, from Eq. 4.26, the minimal and maximal value for RF may be derived: 
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Eq. 4.28 
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Figure 4.25: Parameter characteristic (a); simulated Vinv and Vmot for point X (b) 
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Figure 4.26: Simulated Vinv and Vmot for point of operation Y (a) and Z (b) 
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Computing the expressions from Eq. 4.27 and Eq. 4.28 in Matlab, the characteristic of 
the filter parameters is plotted in Figure 4.25 (a). The area between RF_min and RF_max, also 
called nonoscillatory region, is the region in which the parameters fulfill the nonoscillatory 
condition of the transfer function (Eq. 4.24). 
Further, three points of operation, i.e. three pairs of parameter values, are chosen to 
simulate the filter. In Figure 4.25 (b), the simulated inverter output and motor input 
voltages are plotted for point X (LF = 200 µH, RF = 120 Ω), which is situated inside the 
nonoscillatory region. A voltage overshoot of app. 23%, with respect to the steady-state 
voltage at the motor terminals, is observed. It must be mentioned that due to the relative 
high inductor value, the voltage at the motor terminal is smaller than the DC-link level, as 
the voltage drop along the line chokes is high. This leads further to high losses especially 
at high load currents and high inductor values. The same voltages are plotted in Figure 
4.26 at other points of operation from outside the nonoscillatory region, namely point Y 
(LF = 200 µH, RF = 400 Ω) in Figure 4.26 (a) and point Z (LF = 55 µH, RF = 120 Ω) in 
Figure 4.26 (b). The increase of resistance value RF leads to an increase of the filter time 
constant (lower dV/dt), but the damping constant of the filter is altered and the overvoltage 
increases up to 50%. However, the reduction of inductor value LF decreases both the time 
(higher dV/dt) and the damping constants, leading to 41% voltage overshoot. A lower 
inductor value yields lower voltage drop at the filter (26 V compared to 53 V from point X in 
the considered example) and lower losses. 
4.4.2 RLC filter 
An improvement of the RL inverter output filter represents the RLC filter where the 
addition of new reactive elements, i.e. capacitors, allows a better efficiency for the line 
chokes. This filter topology is frequently used in the industry to suppress the voltage 
overshoot at the motor terminals. It consists of line chokes and series connected 
resistances and capacitances; see Figure 4.27 (a) [31].  
Very important to know for the design of this filter topology is the wave oscillation period 
of the cable. For exemplification, the 34 m long LAPP cable will be further considered. 
From section 7.1.1, an oscillation period Tosc = 4tp ≈ 970 ns can be determined, see Table 
7.3. Thus, the cutoff frequency is expressed: = ≈co osc1/ T 1.031MHzf . In the next step, 
the filter resistance is set equal to the cable impedance, in this case RF = ZCab_CM. Finally, 
the filter inductance and capacitance are calculated from the transfer function of the filter: 
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Figure 4.27: RLC filter topology (a); overvoltage and resistor losses dependency on RF(b) 
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From Eq. 4.29, the main parameters of the transfer function are: 
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Solving Eq. 4.30 for LF and CF, the following expressions are found: 
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Depending on the chosen cutoff frequency, the RLC inverter filters are classified in two 
categories: 
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Figure 4.28: Variation of LF (a) and CF (b) with damping ζ and cutoff frequency fco; Variation of RF 
losses (c) and overvoltage (d) with damping ζ and cutoff frequency fco. 
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- dV/dt filters, where the cutoff frequency is set between the switching frequency and 
the oscillation frequency of the voltage wave on the cable. As effect, the voltage rise time 
is reduced but the voltage maintains the pulsed shape at the filter output; 
- Sine-Wave filters, whose cutoff frequency is chosen between the fundamental and 
the switching frequency. In this case the voltage is filtered from rectangular blocks to a 
sinusoidal shape with the frequency equal to the fundamental frequency of the motor. 
Thus, the filter has more losses than the previous type (better filtering), but the motor 
losses are reduced considerably as no longer pulsed voltages are applied to it. 
A dV/dt inverter filter will be further analyzed in detail for exemplification, whose cutoff 
frequency is chosen between the switching and the oscillation frequency of the wave on 
the cable. Because there is a large degree of freedom in choosing the cutoff frequency fco 
and the damping constant ζ, they have been varied in a wide range: fco from 50 kHz to 
1.125 MHz and ζ from 0.1 to 2 (ζ < 1 → underdamped system; ζ > 1 → overdamped 
system) [31]. Finally, the filter parameters are calculated. The LF and CF dependency on fco 
and ζ is represented in Figure 4.28 (a) and (b), respectively, for a fixed resistance value 
(RF = 35 Ω for the LAPP cable). As expected, a lower cutoff frequency determines higher 
values for both LF and CF. On the contrary, the damping constant of the filter leads to an 
opposite variation, i.e. the inductor values increase while decreasing ζ; the capacitor 
values decrease for the same trend of ζ. As already mentioned, the additional capacitance 
CF for the RLC inverter filter allows, for same overvoltage ratio, a considerably reduction of 
the inductor size with respect to the RL filter, e.g. LF_RLC ≈ 15 µH and LF_RL ≈ 200µH for 
app. 24% voltage overshoot. 
Inserting the calculated values in the simulation model, the overvoltage characteristic 
from Figure 4.28 (d) is obtained. It is obvious that a better damping of the oscillations on 
the cable is obtained for a smaller cutoff frequency. However, both high and low values of 
ζ change the filter properties (higher overvoltage ratio). Thus, the optimal overvoltage 
reduction is obtained around the value ζ = 1. Additionally, the resistance losses PR_F of the 
filter were computed from simulations and are presented in Figure 4.28 (c). Although they 
do not reflect the total losses, PR_F illustrates the strong increase of the resistance losses 
for low values of fco. Again it is clear that a better damping of the oscillations occurs only 
with higher losses, i.e. the lower cutoff frequency and higher ζ lead automatically to higher 
PR_F losses. Based on these characteristics, a compromise between the overvoltage 
attenuation and the filter losses has to be chosen when designing this filter. To analyze the 
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Figure 4.29: Simulated Vinv and Vmot for parameter pairs (ζ1; fco1) (a) and (ζ2; fco2) 
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effect of the filter resistance RF, the characteristics “overvoltage ratio (solid line) and PR_F 
(dashed line) vs. RF“ are plotted in Figure 4.27 (b) for two pairs of filter properties: 
 (ζ1 = 1; fco1 = 100 kHz) – a good reduction of the voltage overshoot is obtained due 
to the lower cutoff frequency. As the RF value decreases, the overvoltage ratio 
decreases, too, while the losses increase; 
 (ζ2 = 1; fco2 = 500 kHz) – a poor reduction of the voltage overshoot is obtained due 
to the higher cutoff frequency. Decreasing the RF values determine higher losses 
but the overvoltage ratio presents a minimum at RF = ZCab_CM. 
From Figure 4.27 (b) it can be concluded that, RF = ZCab_CM represents an optimal 
choice which leads to a minimal overvoltage/PR_F ratio. For the 20% desired overvoltage, 
the resistive losses are relative high (375 W) compared to the other inverter-output filters. 
However, these losses depend strongly on the filter design, so a compromise must be 
chosen between the filter losses and the effect at the inverter output. The characteristic 
from Figure 4.27 (b) offers a preliminary design rule. 
Finally, the simulated voltage at the inverter output and motor terminals are plotted in 
Figure 4.29 for two sets of parameters: 
 (RF = 35 Ω; ζ1 = 0.9; fco1 = 100 kHz) in Figure 4.29 (a) – due to the lower bandwidth 
of the filter, a small voltage slope at the motor terminal is observed (≈ 432 V/µs), 
which leads to a lower voltage overshoot (20%); 
 (RF = 35 Ω; ζ2 = 0.9; fco2 = 500 kHz) in Figure 4.29 (b) – opposite to the previous 
case, the higher cutoff frequency determines a higher voltage slope at the motor 
terminals (≈ 1.97 kV/µs), leading to 67% voltage overshoot. 
4.4.3 RL-Diode clamp filter 
The last filter topology investigated in this section is the RL-diode clamp filter. Having 
the oscillations reduced in the previous case by a combination of three passive elements 
(LF, CF and RF), the large oscillations due to additional line chokes are clamped in this 
case using a diode bridge rectifier connected to the DC link, see Figure 4.30. This filter 
topology was presented in [61] together with the RC-diode clamp. In fact, the topology 
reassembles a lot with that of the RC-diode clamp terminator, except of the additional line 
chokes. The diode bridge rectifier is connecting all the three phases to the positive and 
negative DC-link bus bars. The additional resistances are limiting the current through 
these diodes and reduce the losses. 
The principle of operation is: the line chokes are used to reduce the voltage gradient at 
the inverter output; because the chokes alone cause high voltage overshoot at the filter 
output, the additional diodes clamp this voltage to the DC-link value by having the upper 
and lower side of the rectifier bridge connected to the DC-link positive and negative rails, 
respectively; thus a part of the energy is fed back to inverter. 
For example, the same 34 m LAPP cable is considered between inverter and motor. As 
suggested in [61], the filter resistance is first set to RF = ZCab_CM. The filter model is similar 
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Figure 4.30: RL-diode clamp inverter output filter topology 
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to the one from section 4.3.3 with the DC-link feedback, i.e. the clamping diodes are 
modeled using the output characteristic IF=f(VF). The inductor losses will be further 
neglected due to the complicate and various design. However, the resistance and diode 
losses (PRF_D) will be further considered in order to get an idea of the trend. 
To determine the optimal inductor value, several simulations with parameter variation 
were conducted. The dependency of the overvoltage and PRF_D losses on filter parameters 
is plotted in Figure 4.31 (a). Here it can be noticed that, similar like in the case of RC-diode 
clamp motor filter, the optimal RF resistance value is RF = ZCab_CM/2. The RL-diode clamp 
inverter filter determines the lowest overvoltage at this value, while keeping the losses 
PRF_D at the same level. 
The distribution of the losses between the resistor RF and the clamping diode is shown 
in Figure 4.31 (b), when LF is varied and RF = 18 Ω is fixed. As in the case of RC-diode 
clamp terminator, the diode conduction and switching losses are small compared to the 
resistor losses. Therefore, the measured switching losses (worst case app. 7.4 Watt) from 
0 25 50 75 100 125 150
0
10
20
30
40
50
60
70
80
90
100
 
 
R
F
=Z
CabCM
 /2
R
F
=Z
CabCM
R
F
=2 Z
CabCM
0
4
8
12
16
20
24
28
32
36
40
/ µH
Overvoltage / % R
F
 Losses / W
 
0
5
10
15
20
25
30
35
40
5 10 25 50 100 150
Losses Clamping Diode (Switching)
Losses Clamping Diode (Conduction)
Losses Filter Resistance
(a) (b) 
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Figure 4.32: Simulated Vinv and Vmot for LF = 100 µH (a) and LF = 5 µH (b) 
LF / µH 
/ W
20% → 34 W 
Investigation of methods to reduce parasitic effects 
96 
RC-diode clamp terminator will be adopted also here and added to the estimated PRF_D. 
The final simulations for the two different LF values show the principle of the RL-diode 
clamp filter. In Figure 4.32 (a) LF is 100 µH, which determines a small voltage slope. Still, 
the voltage tends to oscillate further as there is no capacitor for compensation. At this 
point, the diode limits the possible oscillations and the voltage at the motor terminals does 
not exceed 15% overvoltage ratio. If LF is kept small, e.g. 5 µH, the voltage at the motor 
terminals presents a high overshoot, like in Figure 4.32 (b) shown. This happens due to 
the small energy buffer at inverter output (LF) and the relative high RF resistance for this 
small LF (it limits the energy flow back to DC link). Therefore, the use of small inductors is 
not optimal. 
To conclude, several basic filter topologies were analyzed and their parameters 
calculated for a wide range. Using the developed simulation models connected together in 
the inverter-cable-motor system, the filters are tested and the results obtained for the 
overvoltage/losses characteristics considering a large spectrum of parameters. Plotting the 
overvoltage vs. parameters and losses vs. parameters characteristics, an optimal pair of 
parameters is obtained, even when no specific filter equations can be derived. This entire 
process takes place off-line, i.e. using only simulations and saving a lot of time for 
hardware testing. 
Starting from these basic filter topologies, more complex filter may be designed with 
better efficiency. Also, active components can be added, which lead to the active filter 
topologies. A thorough overview of the overvoltage reduction methods studied here is 
offered in chapter 6. 
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5 Quasi resonant DC-link converter in electric drives with long 
cables 
Preamble 
The research work concerning this chapter was done in a close cooperation between Mrs. 
Jayalakshmi Kedarisetti and me. Two common publications [68] and [72] contain a part of this 
work. In detail, the work of Mrs. Kedarisetti comprises: 
 Deriving the analytical state equations for the operating modes of the two Quasi-resonant (QR) 
DC-link converters investigated here (see section 5.1.1) 
 Development of the method and the program for calculation of the trip currents resulting in 
characteristics from Figure 5.7 (see section 5.1.2) 
 Design, realization and commissioning of the resonant converter (including the resonant 
inductor design – section 5.2.2) and the FPGA-based control unit (see Figure 5.16 from 5.2.3) 
 Development of the FPGA-firmware to control the QR DC-link converter 
 Development of the special modulation schemes for the zero-voltage-vector implementation 
(see Figure 5.12 from section 5.1.4) 
 Simulations of and measurements at the QR DC-link converter (see subchapter 5.3) 
 Efficiency measurements for the QR DC-link converter and HS converter with output filter (see 
section 5.3.5) 
Under the supervision of both Mrs. Kedarisetti and mine, the work from diploma thesis no: 
DA1347 [80] from our institute comprises: 
 Investigation of semiconductor types for the QR DC-link operation, see sections 5.1.3 and 5.2.1 
 Realization of the hardware setup (power part) for the QR DC-link converter 
The research topic of Mrs. Kedarisetti merged with mine in the frame of the DFG research group 
FOR575, 2
nd
 phase regarding “Motor-friendly and highly efficient electric converters”. 
In order to present a complete and coherent description of the joint research work, the topics 
dealt with by Mrs. Kedarisetti are merged in this chapter with my work and presented briefly. 
 
The cost of semiconductors shows a negative trend over the last years, which is more 
pronounced than the one for passive filter elements. Therefore, it is preferable to keep the 
number and size of inductors and capacitors as low as possible. This can be achieved with 
higher switching frequencies, but it leads automatically to higher switching losses for the 
hard-switched semiconductors. Two different approaches to reduce the switching losses 
are distinguished: 
- the use of semiconductor-switches that are optimized for high switching frequencies; 
- the use of resonant switching. 
For the first approach intensive researches, started several years ago, delivered new 
semiconductor materials like Silicon Carbide (SiC), leading further to new and better 
switches: SiC-JFET or SiC-DMOSFET [64]. However, such semiconductor devices are 
presently available only at the prototype level. Research on soft-switching converters has 
been already conducted for many years and the results are available in literature [66]. A 
special category of interest, for the use in electric drives with long cables, is the quasi-
resonant converter topology. Studies are already available for the low and middle power 
levels [67]. For this type of converters, the phase-to-phase voltage represents a segment 
from a sinusoidal voltage as a result of a resonant operation. Thus, the voltage slope dV/dt 
can be influenced directly by the resonant circuit and be reduced to a desired value. 
Additional to the switching loss reduction, the resonant circuit fulfils also the task of the 3-
phase filter to reduce the voltage overshoot at the motor terminals. 
A second task of the quasi-resonant converter, which will be detailed later, represents 
the reduction of the common-mode (CM) voltage, a well-known reason for EDM bearing 
currents [16]. This is achieved by adding additional switches to the resonant circuit in order 
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to separate completely the DC link from the inverter bridge [68]. Thus, the CM voltage is 
reduced from ±VDC/2 to ±VDC/6 level. In this way, the important functions of the inverter 
output filter are integrated in a single converter topology. 
Finally, there are two application examples to test and compare: the hard-switched 
converter with an output filters vs. the quasi-resonant DC-link converter. Aspects like 
efficiency and effect on motor overvoltage must be evaluated for both applications. 
Theoretical aspects, regarding different quasi-resonant converter topologies and 
method to optimize the functionality of such converters are discussed in subchapter 5.1. 
The hardware design and implementation is then presented in subchapter 5.2. Finally, the 
measurement results and evaluations are offered in subchapter 5.3. 
5.1 Quasi-resonant DC-link converter topologies 
The soft-switching operation of semiconductors is nowadays an alternative to the hard 
switching, due to the reduction of the switching losses. They are reduced considerably 
when one of the involved quantities (voltage or current) is set to zero, i.e. there is Zero 
Current Switching (ZCS) or Zero Voltage Switching (ZVS) [41]. For that, a resonant circuit, 
containing passive elements and active switches, generates the oscillations of the state 
variables (voltage or current), allowing the main switching devices to be turned on or off 
when one state variable is zero. Moreover, introducing the active switches to the resonant 
circuit, the resonant operation is initiated by the user, allowing user-defined pulse patterns, 
like PWM, to be implemented. Such converters are called quasi-resonant (QR) converters 
due to the user-defined initiation of the resonant operation. Many resonant converters 
topologies were developed in the literature aiming for an increased efficiency [66]. Another 
important aspect in the electric drives with long cables is the motor-friendly characteristic. 
The QR DC-link converters provide reduced voltage gradients at the inverter output during 
the resonant operation, as they depend now on the passive elements from the resonant 
circuit and no longer on the hard-switched semiconductors. By choosing the design 
constraints for the voltage slopes (e.g. dV/dt_min for a certain cable length), a safe 
operation margin for motors, when long cables are used, is offered. 
Two quasi-resonant DC-link converter topologies from literature [67], found to deliver 
the best efficiency, are analyzed in this work. First, the resonant circuit from Figure 5.1 (a) 
is realized mainly with two passive elements (LR and C’S) and three switches [69]. This 
topology will be called further the topology T1. The main advantage of the topology T1 is 
the simple control of the resonant operation, as the existence of two passive elements 
simplifies the circuit equations. 
The second topology from [70] is shown in Figure 5.1 (b) and will be called further the 
topology T2. The main advantage in this case represents the reduced power dissipation in 
the resonant circuit because the main inductance LR shares the energy with the additional 
resonant capacitor CR. Also, fewer switches in the resonant circuit are necessary, but 
SDC+
Sr1
Sr2
Lr
C'S
C'S
C'S
C'S
C'S
C'S
Resonant circuit
Inverter bridge
 
SDC+
SR
LR
C'S
C'S
C'S
C'S
C'S
C'S
Resonant circuit
Inverter bridge
CR
(a) (b) 
Figure 5.1: Quasi-resonant topology T1 [69] (a) and T2 [70] (b) 
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more complicated control requirements (complex circuit equations) due to three passive 
resonant elements in total. Next, the operation principle for both topologies will be detailed. 
5.1.1 Principles of operation 
The operation of both QR DC-link converters is based on the initiation of a resonant 
oscillation, which brings the voltage of the inverter bridge to zero. Thus, the ZVS condition 
is available for the inverter bridge switches to change the PWM state. Beside the passive 
elements for the energy storage, additional controlled switches, operated also under ZVS 
condition, are needed to initiate the resonant oscillation. Thus, the switching losses are 
considerably reduced. To analyze the resonant operation of each topology, following 
simplification is made: the inverter bridge is replaced by a single switch SINV, modeling the 
short-circuit state of the inverter, a controlled current source IO, which reflects the resulting 
load current at the DC-side of the inverter bridge and an equivalent parallel snubber 
capacitor CS replacing the individual snubbers C'S. 
5.1.1.1 Operation of converter topology T2 
First, the simplified circuit of the T2 converter topology is drawn in Figure 5.2 (a) [70]. 
The related waveforms are shown in Figure 5.2 (b) and the different operation modes, 
(circuit individual states) from Figure 5.3, will be briefly presented together with the 
equations of the state variables. Thus, the analysis of the resonant operation is done step-
by-step for each operation mode; the end conditions for one operation mode represent the 
initial conditions for the next one. Besides SDC+ and SR, the diodes DDC+, DR and DR1 allow 
the resonant current to freewheel. The equivalent current source IO represents the DC-link 
current of the inverter, whose value and direction depends on the individual phase currents 
of the machine and the actual PWM state [71]. The value of this current is given by the 
following expression: 
1 1 3 2 5 3S S SOI I I I= ⋅ + ⋅ + ⋅ , Eq. 5.1 
where S1, S3, S5 are the current state of the upper inverter switches (1 for turned on and 0 
for turned off) and I1÷3 are the load currents with positive direction (from inverter to motor). 
The state variables are: the inductor current 
R
( )Li t , the voltage of the resonant capacitor 
R
( )Cv t  and the voltage of the snubber capacitor S ( )Cv t . 
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Figure 5.2: Simplified circuit for the T2 converter topology (a); Theoretical waveforms (b) 
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Mode M0: time interval before t0 
The energy of the resonant circuit is zero in steady state, i.e. between the resonant 
operations. This corresponds to the circuit of mode M0 from Figure 5.3 (a) where the DC-
link switch SDC+ is turned on and the resonant switch SR is turned off. Thus, following 
equations are valid: 
R S RDC
( ) 0; ( ) ; ( ) 0C C Lv t v t V i t= = = . Eq. 5.2 
Mode M1: time interval between t0 and t1 
The resonant cycle starts at t0 with the turn-on of the switch SR, under ZCS condition. 
The resonant inductor LR limits the current slope dILR/dt through SR. Thus, the circuit for 
mode M1 is built (Figure 5.3 (b)) and LR starts to be charged. Between the time instants t0 
and t1, following equations for the state variables are valid: 
R S R
DC
DC DC
R R
( ) [1 cos( )]; ( ) ; ( ) sin( )
/
C C L
V
v t V v t V i t
L C
= ⋅ − θ = = ⋅ θ , Eq. 5.3 
where 0 0( t )tθ = ω ⋅ −  represents the electrical angle. In this time interval, the resonant 
current rises following a sin function, while the voltage at the resonant capacitor increases 
with a (1-cos) function. Thus, the energy is stored in both resonant elements. 
Mode M2: time interval between t1 and t2 
As soon as the inductor current iL reaches the trip current ITp1 level, the switch SDC+ is 
turned off under ZVS conditions and the circuit for mode M2 is valid, see Figure 5.3 (c). 
This time instant is set by user and is very important to control the resonant operation. At 
this moment starts the resonance between LR, CR and CS, which ends with a zero-voltage 
condition for the inverter bridge 
S 2
(t ) 0Cv = . The state variables are in this case: 
R R R R
O 1
1 DC 3 1 4 O DC 1
S R
( t )
( ) [ (t ) ]cos( ) [ (t ) ] sin( ) (t )C C L C
I t
v t b v V Z i Z I b V a v
C C
−
= − θ + + θ + ⋅ + ⋅ −
+
; 
S R R R
O 1
DC 1 1 O 1 DC 1
S R
( t )
( ) [ (t )]cos( ) [ (t )]sin( ) (t )C C L C
I t
v t a V v Z aI i b V a v
C C
−
= − θ − + θ + ⋅ + ⋅ −
+
; 
 
R
R R
DC
1 O O
2
( )
( ) [ (t ) ] cos( ) sin( )
C
L L
V V t
i t i a I a I
Z
−
= + ⋅ ⋅ θ + ⋅ θ − ⋅ ; 1 1( t )tθ = ω ⋅ − . 
Eq. 5.4 
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Figure 5.3: Operating modes for quasi-resonant converter topology T2 
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It can be noticed that the voltage of the snubber capacitor, which is the same as the 
inverter bridge voltage, starts to decrease. The initial conditions for the state variables are 
those from the time instant t1. The resonant current and resonant capacitor voltage 
continue their resonance, following in this case Eq. 5.4. 
Mode M3: time interval between t2 and t3 
When the zero-voltage is obtained (
S 2
(t ) 0Cv = ), all the bridge switches are 
simultaneously turned on, under ZVS condition, which forces the clamping of the inverter 
bridge voltage to zero. Thus, the resonant current commutates to the freewheeling diodes 
of the inverter (circuit from Figure 5.3 (d) is valid), and the snubber capacitor CS is no 
longer discharged. Turning on the inverter switches provides later a path for the resonant 
current to change its direction. The resonance between LR and CR decreases the inductor 
current, which becomes negative using following equations: 
R R R2 R R 2
( ) (t ) cos( ) / (t ) sin( )C C Lv t v L C i= ⋅ θ + ⋅ ⋅ θ ; 
S
( ) 0Cv t = ; Eq. 5.5 
R
R R
2
2
R R
(t )
( ) (t ) cos( ) sin( )
/
C
L L
V
i t i
L C
= ⋅ θ − ⋅ θ ; 0 2( t )tθ = ω ⋅ − .  
When the voltage over the resonant capacitor reaches its maximum, the resonant 
current changes its direction and starts to discharge this capacitor. The current will flow 
now through the anti-parallel diode of SR, namely DR. 
Mode M4: time interval between t3 and t4 
The second important moment in the control of the resonant operation is when the 
resonant current reaches the level of the second trip current ITp2. Now, the new PWM state 
is set (SINV turn off) under ZVS and the circuit for mode M4 is valid (Figure 5.3 (e)). The 
load current is changed to the new value IOX, decided by this PWM state. The resonant 
current starts to charge the snubber capacitor CS. Following equations are valid: 
R R R R
OX 3
3 3 3 4 OX 3
S R
( t )
( ) (t )cos( ) [ (t ) ]sin( ) (t )C C L C
I t
v t b v Z i Z I a v
C C
−
= ⋅ θ + + θ + ⋅ −
+
; 
S R R
OX 3
3 1 OX 3
S R
( t )
( ) (t ) [1 cos( )] [ (t )] sin( )C C L
I t
v t a v Z aI i
C C
−
= ⋅ ⋅ − θ − + ⋅ θ −
+
; 
Eq. 5.6 
R
R R
3
3 OX OX
2
(t )
( ) [ (t ) ] cos( ) sin( )
C
L L
V
i t i a I a I
Z
= + ⋅ ⋅ θ − ⋅ θ − ⋅ ; 1 3( t )tθ = ω ⋅ − .  
Mode M5: time interval between t4 and t5 
During the charge process of the snubber capacitor CS, the voltage on the resonant 
capacitor CR drops to zero. Thus, the resonant current changes its path, starting to flow 
through the auxiliary diode DR1, see the equivalent circuit for mode M5 from Figure 5.3 (f). 
The elimination of CR from the circuit simplifies the equations for the state variables: 
R
( ) 0Cv t = ; 
S S R4 5 4 OX
( ) (t ) cos( ) [ (t ) ] sin( )C C Lv t v Z i I= ⋅ θ − ⋅ + ⋅ θ ; Eq. 5.7 
S
R R
4
4 OX OX
5
(t )
( ) [ (t ) ] cos( ) sin( )
C
L L
v
i t i I I
Z
= + ⋅ θ + ⋅ θ − ; 2 4( t )tθ = ω ⋅ − .  
Mode M6: time interval between t5 and t6 
When the inverter bridge voltage reaches the level of the DC-link voltage VDC, the 
freewheel diode DDC+ becomes forward biased and the excess resonant energy is 
transferred back to the DC-link capacitor. Thus, the circuit from Figure 5.3 (g) is valid. SDC+ 
is turned on under ZVS conditions. The state variables are in this case: 
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R S R R
DC
DC 5 5
R
( ) 0; ( ) ; ( ) (t ) ( t )C C L L
V
v t v t V i t i t
L
= = = + ⋅ − . Eq. 5.8 
A linear increase of the resonant current is observed, approaching the zero value. This 
indicates the shift of the remaining energy from the resonant circuit to DC link. This mode 
ends with the steady-state values of the state variables; further, the new PWM switching 
state of the inverter-bridge is active. Thus, the change of the PWM state is realized only 
under ZCS and ZVS conditions, eliminating the switching losses. 
Following notations were used to simplify the presentation of equations: 
S R SR
0 1 2
R S R S R S RR R R S
1 1
; ; ; ;
C C CC
a b
L C C C C C CL C L C
+
ω = ω = ω = = =
+ +
; 
R
1 2 1 R 3 4 5
1 S 1 R 1 S R R
1 1 1
; ; ; ;
( )
L
Z Z L Z Z Z
C C C C C
= = ω = = =
ω ω ω +
. 
 
5.1.1.2 Operation of converter topology T1 
Next, the topology T1 is analyzed. Its simplified circuit, shown in Figure 5.4 (a), contains 
the same switch SINV that simulates the entire inverter bridge. The inductor Lr and 
capacitor Cs are used as resonant elements to store the energy during the resonant cycle. 
In this case only two state variables are involved: the resonant current 
r
( )Li t  and snubber 
capacitor voltage 
s
( )Cv t . The waveforms of the resonant operation are shown in Figure 
5.4 (b). As already mentioned, the less number of resonant elements (here only two) 
determine simpler analysis and less operation modes. Besides the resonant switches Sr1 
and Sr2, the diodes Dr1 and Dr2 allow the resonant current to freewheel. The equivalent 
current source IO represents the inverter DC-link current, whose value and direction 
depends on the individual phase currents of the machine and the actual PWM state [71]. 
Like in the previous case, the DC-link current before the resonant cycle is IO and after, IOX. 
The following abbreviations will be used in the equations: 
r r
sr s
1
; r
L
Z
CLC
ω = = .  
Mode m0: time before t’0 
The energy of the resonant circuit is zero in the steady state, i.e. between the resonant 
operations. This corresponds to the circuit for mode M0 from Figure 5.5 (a) where the DC-
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Figure 5.4: Simplified circuit of converter topology T1 (a); Theoretical waveforms (b) 
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link switch SDC+ is turned on and resonant switches Sr1 and Sr2 are turned off. Thus, 
following equations are valid: 
s rDC
( ) ; ( ) 0C Lv t V i t= = . Eq. 5.9 
Mode m1: time between t’0 and t’1 
When a change of the PWM state is needed, the resonance operation is initiated by 
closing the switches Sr1 and Sr2 under ZCS condition. The simplified circuit from Figure 5.5 
(b) is obtained where it can be noticed, that the resonant current begins to increase 
linearly until the trip current Itp1 is reached (see Figure 5.4 (b)). By choosing the trip current 
level Itp1, the amount of energy stored during the resonant cycle can be adjusted. Similar to 
the operation mode M1 from the converter topology T2, this mode controls the resonant 
cycle. The equations for the state variables are: 
s r
DC
DC 0
r
( ) ; ( ) ( t' )C L
V
v t V i t t
L
= = ⋅ − . Eq. 5.10 
Mode m2: time between t’1 and t’2 
When the resonant current reaches Itp1, SDC+ is turned off, under ZVS condition, 
resulting in the simplified circuit from Figure 5.5 (c). Due to the resonance between Lr and 
Cs the voltage of the inverter-bridge drops to 0. The relations for state variables are: 
s DC r tp1 O
( ) cos( ) [ ] sin( )Cv t V Z I I= ⋅ θ − ⋅ + ⋅ θ ;  
r
DC
tp1 O O
r
( ) [ ] cos( ) sin( )L
V
i t I I I
Z
= + ⋅ θ + ⋅ θ − ; r 1( t' )tθ = ω ⋅ − . 
Eq. 5.11 
The end value of the resonant inductor current IP represents the maximum resonant 
current [69] and determines the energy stored during the resonant cycle: 
r
2 2
P 2 tp1 O DC r O(t' ) ( ) ( / )LI i I I V Z I= = + + − .  
Mode m3: time between t’2 and t’3 
After the voltage of the inverter-bridge reaches 0V, the switch SINV is turned on to force 
the voltage clamping to zero. The resulting simplified circuit is drawn in Figure 5.5 (d). The 
resonant current freewheels through the following paths: Sr1→Dr1 and Sr2→Dr2. The state 
variables have the following expressions: 
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Figure 5.5: Operating modes for quasi-resonant converter topology T1 
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s r P
( ) 0; ( )C Lv t i t I= = . Eq. 5.12 
Theoretically, the resonant current maintains its constant value IP, but in reality it 
decreases due to losses. Therefore, the choice of the trip current Itp1 is important to store 
enough energy in the resonant elements in order to allow the restoration of the inverter 
bridge voltage back to the DC-link level. At the end of this time interval the next PWM state 
is activated (SINV is turned off) under ZVS condition. This determines the DC-link current IO 
to change its value to IOX, corresponding to the next PWM state, see Eq. 5.1. 
Mode m4: time between t’3 and t’4 
Right after the next PWM state is activated, both resonant switches, Sr1 and Sr2, are 
turned off under ZVS condition. Thus, a path through the freewheel diodes Dr1 and Dr2 is 
created for the resonant current to charge the snubber capacitor Cs, see the simplified 
circuit from Figure 5.5 (e). The state variables equations are as follows: 
s r P OX
( ) ( ) sin( )Cv t Z I I= ⋅ − ⋅ θ ; 
r P OX OX
( ) ( ) cos( )Li t I I I= − ⋅ θ + ; r 3( t' )tθ = ω ⋅ − . 
Eq. 5.13 
The inverter bridge voltage reaches the DC-link level at the end of this operation mode 
and the resonant current is equal to the second trip current Itp2: 
r
2 2
tp2 4 P OX DC r OX(t' ) ( ) ( / )LI i I I V Z I= = − − + .  
This value determines the energy left in the inductor at the end of Mode m4. 
Mode m5: time between t’4 and t’5 
After the snubber capacitor is complete charged, the remaining energy (Itp2) in the 
resonant inductor is returned to the DC link via freewheel diode DDC+, see the simplified 
circuit from Figure 5.5 (f). The switch SDC+ can be turned on again under ZVS condition, 
while the anti-parallel diode DDC+ is conducting. The inverter bridge voltage remains 
constant while the resonant current decreases linearly to the zero value: 
s r
DC
DC 4 tp2
r
( ) ; ( ) ( t' )C L
V
v t V i t t I
L
= = − ⋅ − + . Eq. 5.14 
This mode ends with the steady-state values for state variables; further, the new PWM 
switching state of the inverter bridge is active. Similar to the T2 topology case, the change 
of the PWM state is realized only under ZCS and ZVS conditions, eliminating the switching 
losses. 
Finally, comparing the sets of equations between the converter topology T1 (Eq. 5.9 to 
Eq. 5.14) and converter topology T2 (Eq. 5.2 to Eq. 5.8), it can be noticed that the absence 
of the resonant capacitor CR simplifies the equations. However, topology T2 was found to 
have lower losses than topology T1 because the energy is shared between the resonant 
inductor and the resonant capacitor. 
5.1.2 Efficient operation – optimal energy use for resonant operation 
For the QR DC-link converter topologies presented in the literature, typically a larger 
than necessary amount of energy is stored in the resonant elements to allow a safe margin 
for the inverter voltage to restore to the DC-link level. In fact, this additional energy storage 
leads naturally to power losses inside the resonant elements. A different control strategy 
for the resonant operation, first mentioned in [69], allows storing only the minimum amount 
of energy in the resonant circuit, needed to restore the inverter-bridge voltage back to the 
DC-link level. For that, a fast control has to be implemented using, e.g. Field 
Programmable Gate Arrays (FPGA), as the resonant cycle needs to be controlled fast. 
Starting from topology T2, the aim is to calculate the trip currents ITp1 and ITp2 for all the 
load currents such that [72]: 
a) at the end of the resonant cycle the DC-link voltage is restored; 
b) the amplitudes of the resonant current are minimized. 
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The resonant cycle is heavily influenced by the initial load current IO and by the load 
current IOX at the next PWM switching state, see Eq. 5.1. In order to get the general results 
for all combinations of IO and IOX, the analytical solutions for this boundary problem shall 
be used as far as possible. 
The optimization method aims at the following: for each mode, the solutions for the state 
variables i.e. resonant inductor current and resonant capacitor voltage are derived, see Eq. 
5.2 to Eq. 5.8. The problem is to find the boundaries between all the operation modes, such 
that all constraints are fulfilled. An analytical solution turned out to be either impossible or at 
least highly complicated for topology T2 due to the complex modes and all three passive 
elements: LR, CR and CS. Therefore, the problem is solved in two steps [72]: 
- first, the solution is derived for topology T1, having only one instead of two capacitors 
and less/simpler modes. From the obtained solutions, the energy stored in the resonant 
elements during mode m1 is calculated. 
- second, storing the same amount of energy (Eq. 5.15) during mode M1 from topology 
T2, allows to calculate the trip current ITp1. In a similar way ITp2 can be found from (Eq. 
5.16). Therefore, the following assumption is important: in both converter topologies the 
values are the same for inductances LR, Lr and capacitances CS and Cs, respectively. 
R
2 2 2
R 1 R Tp1 r tp11/ 2 (t ) 1/ 2 1/ 2CC v L I L I⋅ ⋅ + ⋅ ⋅ = ⋅ ⋅ , with R r1 Tp1 1 tp1(t ) ; (t' )L Li I i I= = ; Eq. 5.15 
R
2 2 2
R 3 R Tp2 r tp21/ 2 (t ) 1/ 2 1/ 2CC v L I L I⋅ ⋅ + ⋅ ⋅ = ⋅ ⋅ , with R r3 Tp2 4 tp2(t ) ; (t' )L Li I i I= = . Eq. 5.16 
Generally, the trip current is a function of inverter input current (DC-link current) IO and 
other parameters. Because IO changes its value and direction for the next PWM state 
according to Eq. 5.1, four different cases, classified by the direction of actual and next DC-
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Figure 5.6: Change of the DC-link current from actual to next PWM state [72] 
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Figure 5.7: Variation characteristic for optimal trip currents ITp1 (a) and ITp2 (b) 
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link currents, are illustrated in Figure 5.6: Case I → IOX = 2IO > 0; Case II → IOX = –IO < 0; 
Case III → IOX = 2IO < 0; Case IV → IOX = –IO > 0. 
Now, for each case, the trip currents Itp1 and Itp2 are calculated for the converter 
topology T1 using the equations defined by each individual mode, Eq. 5.9 to Eq. 5.14. 
Using the energy balance relations from Eq. 5.15 and Eq. 5.16, the trip currents for 
topology T2 are determined. The calculation procedure is described thoroughly in [72] and 
will not be detailed here. Figure 5.7 shows the optimal values of the trip currents for 
topology T2. It can be noticed that each case from Figure 5.6 leads to different trip current 
values. By knowing the characteristics in Figure 5.7 for both trip currents ITp1 and ITp2, the 
optimal resonant operation is provided for all possible cases at a PWM state change only 
when the actual and the next values of the DC-link currents are measured and/or 
estimated by a fast logic unit, e.g. a FPGA. 
5.1.3 Efficient operation – new family of semiconductor devices 
The characteristics of the semiconductor switches are also important for the efficiency 
of the entire converter. Having a ZVS, the turn-on losses can be neglected. In this case, 
the conduction losses will be dominant. For that, a new IGBT Trench-Fieldstop 4® 
technology is used for the inverter bridge switches to minimize the conduction losses. 
Much larger constraints are valid for the resonant switches than for the bridge switches, 
especially for SDC+, see Figure 5.1 (b): they must switch very fast, around 100 kHz and at 
the same time have very low conduction losses, as they are supplying the energy from the 
DC link to inverter and are conducting most of the time. These switches are turned off only 
during the resonant cycle, which is much shorter than a PWM state period. Two available 
semiconductor types are found to be appropriate and will be further considered: CoolMOS 
field effect transistor [73] and Emitter-Switched Bipolar Transistor (ESBT) [74], [76]. 
The CoolMOS transistor [73] is suited for the high switching frequency and presents 
relative low conduction losses compared to the normal MOSFET transistors, but is 
available only up to 650 V blocking voltage. New products with 800-V blocking capability 
have been announced but they are not commercially available. The structure of a 
CoolMOS is shown in Figure 5.8 (a). The drain-source resistance RDS is minimized by 
introducing the vertical n layer, which is higher doped than epitaxial n- layer. Thus, the 
total RDS is minimized using a larger quantity of electrons. The disadvantage remains the 
limited blocking voltage of 650 V, which makes them inappropriate to be used for the 
switch SR. However, a safe margin is offered by the avalanche effect, allowing short 
overloading of the device and making it more robust. This was proved by measurements at 
 
 
(a) (b) 
Figure 5.8: CoolMOS physical structure [73] (a); ESBT physical structure [77] (b) 
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a small setup where short voltage overshoots did not destroy the device. Of course the 
producer does not recommend the device operation under such conditions. 
The second device analyzed, the ESBT, combines the low conduction losses of the 
bipolar structure with the fast-switching transients of the FET structure into a monolithic 
cascode connection. The symbol is illustrated in Figure 5.9 together with the standard 
switching waveforms and the current flow through the switch for both operation modes 
[74]. The ESBT has a four-pin structure making the drive circuits more complex as for 
IGBT or MOSFET. While the FET part can be supplied from a standard PWM driver, a 
special driver for the bipolar part has to supply the base current IB. 
In the vertical structure, shown in Figure 5.8 (b), the BJT part can be recognized at the 
collector side, forming the npn structure. The lowly doped epitaxial n- layer of the FET 
neighbors directly the buried BJT emitter n+ layer. The channel is built in the FET p-body 
layer, allowing electrons to flow from source to the BJT emitter n+ layer. When current is 
injected to the BJT base through the fourth pin (B), the ESBT starts to conduct. 
First, as claimed by the producer, the ESBT advantages are: 
a) small voltage drop during on state (e.g. 1.3V for STE50DE100) due to the bipolar 
structure (the FET part is designed for small voltages and therefore has small RDS); 
b) high blocking voltages are possible due to the bipolar part; 
c) relative fast switching times compared to IGBT are possible when appropriate drivers 
are used. 
However, complex drivers are needed to obtain good dynamic performances of the 
ESBT bipolar structure. 
Further, the switching transition from Figure 5.9 (c) is analyzed: 
- at turn-on, the FET switches very fast and creates a path for the collector current IC. The 
collector-source voltage VCS drops to zero, having a specific delay determined by the initial 
value of the base current. This effect is also called “dynamic saturation”. A high base 
current IB must therefore be impressed to the base to accelerate the turn-on process. 
However, a high base current level will determine a low level for the collector current IC, 
immediately after turn-on transient. Only when IB reaches the steady-state value, IC is 
close to the source current IS; 
- at turn-off, the FET cuts the path for IC. The only available path remains through the 
ESBT basis, that is why during this time, also called “storage time”, IB = –IC, see Figure 5.9 
(b). In other words, the carriers trapped in the p-base region of the BJT part (see Figure 
5.8 (b)) must be evacuated as fast as possible to assure a quick turn-off transient. 
As already mentioned, the ESBT is more complicated to drive compared to IGBT, due 
to the presence of the bipolar part, that has to be supplied with constant base current. 
Therefore two driver circuits, shown in Figure 5.10, are analyzed and tested later, see 
subchapter 5.2. In the first driver, the base current is supplied by a Darlington connection 
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Figure 5.9: ESBT symbol (a), current flow for on/off states (b); standard switching waveforms (c) [74] 
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consisting of a BJT transistor in parallel with an IGBT [75], see Figure 5.10 (a). The 
Darlington IGBT and the FET part of the ESBT provide the high IB peak value for the ESBT 
turn on, whereas the Darlington BJT is responsible for low voltage during the on state. Yet, 
the Darlington BJT has to block the entire voltage of ESBT. It is well known that, high 
blocking voltage capability is obtained at bipolar devices only with large base area, leading 
further to low values for the amplification factor hFE. That is why, relative high base 
currents are necessary to maintain the Darlington BJT saturated. This determines an 
undesired increase of the driver losses. Moreover, when larger IC pulses are required for a 
small period of time, like in the resonant operations, the BJT part may come out of 
saturation, due to the limited base current from the Darlington BJT. Therefore, the 
conduction losses increase. The Darligton IGBT and FET part of ESBT use the 
resistances RG2 and RG1 to limit the gate currents. The base current for Darlington BJT is 
kept to a constant value using the resistance Rb. The transient dynamic can be improved 
adding the capacitance CSu in parallel to Rb. Several series-connected diodes are 
protecting the base – source connection of the ESBT from overvoltages. 
The second driver topology from Figure 5.10 (b), also called “proportional-type driver”, 
uses a pulse transformer to supply a base current proportional to the collector current [75]. 
This will work also for high pulse currents. Due to the reversed winding signs of the pulse 
transformer, a negative IC current slope determines the loading of the capacitor CB, thus 
preparing the ESBT for the next turn-on. When this command occurs, the FET is turned on 
first, allowing the capacitor to deliver the base current. The resistor RB limits the peak of 
the base-current. An undesired discharge of CB via secondary winding of the pulse 
transformer is avoided by a diode. Additional, a Zener diode DZ protects the base–source 
ESBT connection. The drawback of such driver is the need to demagnetize the pulse 
transformer, which makes it difficult to implement for the SDC+ switch of the QR converter. 
The on-state period of this switch is much longer than the off-state period and, therefore, 
additional demagnetization paths have to be provided. 
The fourth IGBT generation (Trench Fieldstop 4®) has also been investigated [78]. They 
combine the advantage of the trench-gate technology (low on-state voltage) with the fast 
switching capabilities of the field-stop technology, making them suitable for switching 
frequencies up to 30kHz. Still, IGBT Trench Fieldstop 4® possess large turn-off delay due 
to the trench-gate technology (poor transient dynamic). For example, such IGBTs can be 
used for the resonant switch SR because, as seen in Figure 5.2 (b), the turn-off delay is not 
critical for the resonant cycle during the operation mode M3 (SR can be turned off between 
the time instant where the resonant current is crossing zero and the end of mode M3). 
Other competitive switching semiconductor devices, applicable for the resonant 
switches, are the SiC JFETs [65]. They are suitable for fast switching, have low switching 
losses and are able to block voltages of 1200 V or even higher. As such devices are 
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Figure 5.10: Darlington-type driver (a) and proportional-type driver (b) 
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presently not commercially available, they can be the subject of a future research and 
optimization for the resonant converters. 
5.1.4 Motor-friendly characteristics 
Beside the energy efficiency of the converter, achievable with an optimal control of the 
resonant cycle and new semiconductor devices, the aspect of the motor-friendliness of the 
converter is very important when long cables are used. As already presented, the inverter 
output voltage during the resonant cycle drops to zero, whereas the voltage slope is 
smoothed by the passive elements of the resonant circuit (LR, CR and CS) and depends no 
longer on the hard-switching behavior of the semiconductors. Thus, harmless voltage 
gradients, dependent on cable length, can be obtained. As it will be shown in the next 
subchapter, the voltage slope was limited to 600 V/µs for the 34 m long LAPP shielded 
cable. This corresponds to a voltage overshoot at motor terminals of less than 20%. A 
compromise remains to be achieved between the desired voltage gradient and the 
possible modulation index: the smaller the voltage gradient is, the longer time is needed 
for the resonant cycle to assure these small gradients. But longer resonant operations 
diminish the active period inside a PWM state, which leads finally to smaller possible 
modulation indexes. 
Additional to the reduction of the voltage slope by means of resonant passive elements, 
the reduction of common-mode (CM) voltage VCM is proposed by inserting a second DC-
link switch SDC-, as shown in Figure 5.11, to completely separate the inverter from the DC 
link for both T1 and T2 converter topologies. It is well known in literature that, the CM 
voltage is responsible for the electrostatic discharge of the bearing capacities, leading 
further to large repetitive EDM bearing currents and finally fast bearing wear [16]. 
Therefore, a different modulation scheme has to be adopted so that the resonant operation 
SDC+
Sr1
Sr2
Lr
C'S
C'S
C'S
C'S
C'S
C'S
Resonant circuit
Inverter bridge
SDC-
 
SDC+
SR
LR
C'S
C'S
C'S
C'S
C'S
C'S
Resonant circuit
Inverter bridge
CR
SDC-
 
(a) (b) 
Figure 5.11: Circuit modification for reduction of common-mode voltage at topology T1 (a) and T2 (b) 
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Figure 5.12: Sine-triangle modulation (a) and DSC-like modulation (b) 
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can be used as a zero-voltage period for the PWM modulation. 
In Figure 5.12, two different modulation techniques are compared, i.e. the sine triangle 
modulation (Figure 5.12 (a)) and second a modulation where the zero vector, generated 
during the resonant cycle, follows each active vector (Figure 5.12 (b)). The latter is similar 
to the switching sequence from the “Direct Self Control” (DSC) modulation technique [79]. 
When using only SDC+ switch, all inverter outputs are short-circuited and connected to the 
minus DC-link bus during the resonant cycle, which determines the following CM voltage 
level: VCM = –VDC/2. By inserting an additional switch to separate also the minus DC-link 
bus, VCM is canceled. Thus, only during PWM periods, when an active voltage vector is 
selected, will the CM voltage have the maximum level VCM = ±VDC/6. The theoretical CM 
voltage curve, for both modulation methods, is shown also in Figure 5.12. 
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5.2 Hardware setup design and implementation 
In this subchapter, the steps for the design and realization of the quasi-resonant 
converter will be briefly detailed together with the specific problems for the resonant 
operation. Starting with the selection of the semiconductor device, the converter design 
needs to fulfil more constraints regarding the motor friendly characteristic, which is the 
most important aspect in this work. Thus, the passive elements must be chosen carefully. 
Also, the implementation of the control unit will be briefly described together with the 
control scheme. Finally, the resulting hardware layout and system is presented. 
5.2.1 Analysis of the semiconductor and converter topology 
The characteristics of the semiconductor switches are important for the efficiency of the 
entire converter. Having ZVS and ZCS operation condition, the conduction losses will be 
dominant. Therefore, the new IGBT technology Trench-Fieldstop 4® is used for the 
inverter-bridge switches to minimize the conduction losses. Much larger constraints are 
valid for the resonant switches, especially for SDC+, SDC- and SR (Sr1 and Sr2, respectively): 
they have to switch very fast, around 100 kHz, and, in the same time, to have very low 
conduction losses, because they are supplying the energy from the DC link to the inverter, 
conducting most of the time. 
An investigation was conducted in [80] to compare the characteristics of the three 
different types of semiconductors from section 5.1.3: CoolMOS, Emitter-Switched Bipolar 
Transistor (ESBT) and IGBT 4th generation. Table 5.1 shows the data for the chosen 
devices regarding the nominal current IN, the breakdown voltage VBR, conduction losses of 
the DC-link switches SDC+ / SDC- and conduction losses of the resonant switch SR. These 
conduction losses were calculated considering a constant load current of 20A. 
 
 
Table 5.1: Data and conduction losses for the considered semiconductor devices [80] 
Semiconductor 
type 
Device No. IN   
/ A 
VBR  
/ V 
Pcond. / W (ILoad = 20 / A) 
SDC+ or SDC- 
Pcond. / W (ILoad = 20 / A) 
SR 
Darlington driver: 31.4  Darlington driver: 17.9 ESBT STE50DE100 50 1000 
proportional driver: 17.7 proportional driver: 7 
CoolMOS IPW60R045 60 650 17.8 - 
IGBT4 IRG4PH50 57 1200 24.6 7.5 
Table 5.2: Semiconductor comparison for resonant-switch application 
CoolMOS ESBT IGBT 4th generation 
Advantages: 
+ reduced switching losses 
+ high switching frequency 
Disadvantages: 
– limited breakdown voltage 
levels 
– high parasitic output 
capacitance 
Advantages: 
+ high breakdown voltage 
levels 
+ low conduction losses 
+ relative small switching 
times 
Disadvantages: 
– complex driver circuitry 
Advantages: 
+ high breakdown voltage 
levels 
+ low conduction losses 
Disadvantages: 
– large turn-off delay 
Suited for DC-link switches 
SDC+ and SDC- due to fast 
switching transitions 
Improper for resonant 
operation due to complex 
gate circuitry and base 
current behavior (bipolar 
part) under ZVS switching 
condition 
Suited for resonant switch 
SR due to reduced 
conduction losses and high-
voltage blocking capability 
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According to the manufacturers, the ESBT should be suitable for the resonant operation 
[81]. However, when testing it under soft switching conditions several problems occurred: 
 maintaining the switch turned off with the zero collector-source voltage is difficult 
because the base-connected capacitance CB discharges over the base-collector diode 
of the BJT part, see Figure 5.10 (b); 
 turn off with reduced losses leads to a delay of collector current IC, see Figure 5.13 (a); 
 a Darlington driver circuit increases the conduction losses considerably, specially if the 
Darlington BJT comes out of the saturation due to the high base current IB and shares it 
with the Darlington IGBT, see Figure 5.10 (a). 
In conclusion the ESBT was found inappropriate for this application due to too high 
driver requirements. Complex drivers may solve the problems listed above, but the 
increasing cost and complexity will not be acceptable. The on-state voltage drop as a 
function of load current is shown in Figure 5.13 (b) for all three devices. The ESBT is 
considered being driven with both Darligton-type (ESBT Da) and proportional-type (ESBT 
Pr) driver circuits from Figure 5.10. 
The CoolMOS represents a good solution by combining both high switching speed and 
low conduction losses. Due to its limited breakdown voltage (650 V), the CoolMOS can be 
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Figure 5.13: Delayed ESBT turn-off transient under ZVS (a) [80]; voltage-current characteristics (b) 
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Figure 5.14: Semiconductor losses for 2.8 kW motor load (a) and 3.5 kW motor load (b) 
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used only for the DC-link separation switches SDC+ and SDC-. Here, the entire DC-link 
voltage is shared between both switches. For the resonant switch SR, the IGBT Trench-
Fieldstop 4® is suitable due to the low conduction losses and high blocking voltage 
(1200 V). Moreover, the high delay (app. 500 ns for the selected device) is not critical in 
topology T2 as the turn-off time instant for SR occurs between time instant where resonant 
current is crossing the zero value and end of mode M3. This does not affect the resonant 
cycle, see Figure 5.2 (b). Finally, Table 5.2 summarizes the evaluations and conclusions. 
After selecting the semiconductor devices, the switching and conduction losses were 
roughly estimated for both quasi-resonant converter topologies. By including the on-state 
resistance RDS for SDC+ and SDC- (CoolMOS) and the on-state voltage VCEon of SR and all 
six inverter switches S1÷6 (IGBT), the conduction losses are estimated from the simulation 
models. As a rule of thumb, the switching losses for the resonant operation (Psw) are 
roughly assumed to be 10% of conduction losses (Pcond), as they are difficult to estimate. 
The switching and the conduction losses (hard-switching operation) for the 6-pack inverter 
are taken from the data sheet. Mrs. Kedarisetti estimated the total losses in the design 
stage of the QR DC-link converter. They are compared in Figure 5.14 for two points of load 
operation. It is clear that the converter topology T2 presents a slight advantage compared 
to T1, explained by a lower number of resonant switches required for the resonant 
operation. Moreover, the resonant inductor from the converter topology T2 is sharing the 
energy, during the resonant cycle, with the capacitor CR, making the overall losses of the 
resonant circuit larger for the T1 converter. However, the resonant inductor losses are not 
included in Figure 5.14 due to the more complicated HF inductor simulation model. Still the 
conduction and switching losses estimation results indicates a clear advantage for the 
topology T2. Therefore, this topology is chosen further. 
5.2.2 Design of resonant passive elements and hardware layout 
Following specifications to design the circuit parameters of the QR DC-link converter 
must be followed [72]: 
a) the inverter bridge voltage must be pulled down to zero during the 
resonant operation (ZVS) and again boosted to the DC-link voltage; 
b) the trip currents should be as small as possible in order to reduce the 
resonant circuit losses; 
c) it is also important to minimize the peak values of the resonant voltage and 
current in order to reduce losses and stress on the circuit devices; 
d) rising and falling slope of the inverter output voltage must be small for long 
cable drives, to avoid the voltage reflections at the motor terminals; 
e) the resonant transition interval must be designed to be much shorter than 
the switching time period of the inverter. 
From all the mentioned specifications, a) is the most important condition for the soft 
switching of the inverter. Second b) and third c) specifications are satisfied with the 
calculation of the minimum trip currents ITp1 and ITp2, see Figure 5.7. However, it is not 
possible to satisfy all other design objectives simultaneously. Therefore, a compromise 
between the resonant circuit parameters (namely between the motor-friendliness and 
efficiency characteristics of the QR converter) should be found to determine the value of 
the resonant elements for an imposed voltage slope dV/dt, because [72]: 
1) The value of the resonant inductor LR should be small so that the resonant 
transition interval and peak resonant capacitor voltage are small. However, 
a small LR value could result in large peak resonant current and high dV/dt; 
2) An increase in the capacitor CR value can limit the peak voltage of the 
resonant capacitor at the cost of high peak resonant current and dV/dt; 
3) The increase of the capacitor CS value results in low dV/dt but high peak 
resonant current and resonant capacitor voltage. 
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The proper value of the resonant components can be obtained using the computer 
simulations. Because the optimisation of the QR converter topology is not the subject of 
this work, more details regarding the choice of the optimal parameter values, together with 
the variation characteristics of the parameters from simulations, can be found in [72]. 
Following values for the parameters of the resonant circuit lead to the best compromise in 
case of converter topology T2 (with the 34 m long LAPP cable connected between motor 
and inverter): (dV/dt)min = 600 V/µs, LR = 30 µH; CR = 0.44 µF; CS = 0.147 µF. 
Special attention was given to the inductor design, using the following principles: 
- a magnetic core should be used to avoid the interference with the nearby electronic; 
- a magnetic core with a high current-linkage is necessary to avoid the inductor 
saturation (the resonant peak currents can reach max 70A for ILoad = 22A); 
- a HF inductor wire should be used to avoid the skin effect. 
Thus, a specific core material and its dimensions were selected for the minimum losses, 
obtaining the following characteristics: value LR = 30 µH, magnetic core: E71/33/32 (3F3 
ferrite core type), HF copper wire area 10 mm2. 
The realized QR DC-link converter is shown in Figure 5.15 (a). A particular aspect 
regarding the operation of the resonant converter represents the operation mode M3. The 
shoot-through switching state of the inverter bridge is used in this case to assure a 
freewheel path for the resonant current. This state cannot be implemented with standard 
6-pack or dual IGBT drive circuit with interlocking. Therefore, individual drivers have been 
chosen. The potential separation is realized with DC-DC converters, see Figure 5.15 (a). 
The similar considerations are valid also for the resonant switches, as they have to be 
controlled totally independent and potential-free. The resonant inductor can be observed 
on the lower part of Figure 5.15 (a). Figure 5.15 (b) shows the entire system, i.e. the 
resonant converter mounted in a rack, having the control unit nearby which will be detailed 
in the next section. The resonant inductor is mounted externally and connected to the 
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Figure 5.15: Resonant-converter board (a) and complete converter system with control part (b) 
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board. Thus, different prototypes for inductors can be tested regarding their efficiency. 
Also the snubber capacitors C’S parallel to the switches were replaced by a single snubber 
capacitor CS from Figure 5.2 (a). The needed ratio is CS = 3·C’S. 
5.2.3 Control of QR DC-link inverter 
Because the control implementation was the task of Mrs. Kedarisetti, only a brief 
presentation of the system architecture is given. Due to the short resonant cycle and fast 
control decisions involved, a FPGA implementation is preferred to a DSP one. One 
resonant cycle takes minimum 15 µs, a time interval in which the trip current must be 
compared with its reference. The off-line calculated levels of the trip current, ITp1 and ITp2, 
are stored in a look-up table and are recalled depending upon the DC-link currents (IO and 
IOX). In the same time interval, the switching signals for the three resonant switches and six 
inverter switches must be sent to the drivers. Also, special attention must be paid when 
choosing the size of the FPGA unit, because: 
- it must contain sufficient logic cells to implement complex operations 
- and include the control of both resonant cycle and induction motor. 
Therefore, a FPGA unit from Altera®, from the Cyclon III® family with 25k cells, was 
chosen [72]. It is included in a development board with additional memory blocks of 
SSRAM (1MB) and DDR SDRAM (32MB). These memory blocks are used to store the 
look-up-tables for the trip currents. The Altera® software Quartus® is used for programming 
the board using the USB interface. 
The communication between the FPGA and the transistor drivers must be realized with 
help of an interface. The main tasks of this interface are: 
 acquisition of the state variables: resonant current, DC-link voltage VDC and snubber-
capacitor voltage for the resonant control; 
 acquisition of the load currents for the control of both resonant cycle and motor; 
 comparison of the resonant current with the trip-current values from the look-up tables; 
 transmission of the switching signals from the modulator output of FPGA to the gate 
drivers; over-current protection during the resonant cycle. 
Because the decisions during the resonant cycle must be very fast, the resonant current 
and snubber-capacitor voltage are compared with their reference values. The results are 
sent to the FPGA unit, which modifies correspondingly the switching state of the necessary 
switches. Only the load currents are digitalized and sent to the FPGA unit for motor control 
and protection purposes. The control scheme is shown In Figure 5.16 (a) together with the 
information flow between inverter and control unit. Figure 5.16 (b) illustrates more detailed 
the realized control unit with the FPGA unit and interface board.  
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Figure 5.16: Control scheme (a) and control unit for the QR converter (b) 
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5.3 Measurements and evaluation 
Finally, the implemented QR converter was tested driving a Siemens 4 kW induction 
motor. The previous BBC 5-kW induction motor proved to be more difficult to drive due to 
the increased magnetization current (high-speed induction motor). The identification steps 
for data and parameters of the Siemens 4-kW induction motor are found in Appendix, 
subchapter 7.2. 
A simulation model for the QR DC-link converter has been developed and implemented 
in Simplorer® network simulation software. Thus, it is possible to connect the developed 
simulation models for motor and cable in time domain to analyze the voltage overshoot at 
the motor terminals or the level of the CM voltage. Using the simulation models, the effects 
of voltage slope at the inverter output and reduction of the CM voltage can be studied. 
5.3.1 Resonant cycle 
In Figure 5.17 the simulated (a) and the measured (b) waveforms of the state variables 
from the resonant circuit are shown. The PWM state of the inverter bridge changes when 
the snubber capacitor voltage is zero. For the selected parameters of the resonant circuit, 
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Figure 5.17: Simulated (a)+(c) and measured (b)+(d) state variables of resonant cycle 
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the peak resonant capacitor voltage will be always less than the DC-link level VDC. Even 
though the peak currents in the resonant inductor are higher than the load current, the 
average value of the resonant current is low. 
Because the zero-vector PWM state is implemented during the resonant cycle, using 
the modified PWM modulation technique from Figure 5.12 (b), the resonant operation has 
to be adapted for different modulation indexes, i.e. for lower fundamental frequencies it 
must be longer while for higher fundamental frequencies it must be shorter. This is 
achieved by delaying the operation mode M3 when the turn off of the equivalent switch 
SINV is postponed (i.e. the next PWM state of the inverter bridge is postponed and the 
shoot-through state is kept, see Figure 5.2) [68], [70]. Of course, the level of the first trip 
current must be increased to allow more energy storage in the resonant inductor, 
necessary to complete the prolonged resonant cycle. Another disadvantage appears at the 
freewheel diode DR1. Because the resonant capacitor CR is already discharged, during the 
time interval where the resonant current is almost constant and negative, the diode DR1 is 
conducting. Thus, this diode has considerable conduction losses and special attention 
must be taken especially when driving the motor at full load. 
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Figure 5.18: Simulated (a)+(c) and measured (b)+(d) line-line voltage at inverter and motor terminals 
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Such an extended resonant cycle is shown in Figure 5.17: (c) simulated and (d) 
measured. Under real conditions, the resonant current is slowly decreasing due to the 
losses in the resonant inductor. Therefore, the first trip current level ITp1 has to be slightly 
increased to compensate these losses. Comparing the first case (short resonant cycle in 
Figure 5.17 (a)+(b)) with the second case (long resonant cycle in Figure 5.17 (c)+(d)), 
larger resonant peak currents are observed, necessary for the longer resonant operation 
(zero-voltage phase). The zero-voltage periods with different lengths are observed when 
the inverter bridge voltage drops to zero. Finally, the good agreement between the 
measurements and simulations leads to a good estimation of the parasitic effects. 
5.3.2 Voltage reflections at motor terminals 
Connecting the HF simulation models of the 34 m long LAPP cable and the Siemens 
motor (parameters from subchapter 7.2 for the motor model) to the QR inverter model, the 
motor terminals overvoltage is simulated. Thus, the simulation results, presented in Figure 
5.18 (a), show the effect of the voltage gradient reduction on the line-line voltage. Here, 
the worst case was considered: the load current IO has its maximum positive value, 
specific for the 4 kW selected point of operation, and the energy stored in CS snubber 
capacitance is quickly removed, producing the fastest change in the inverter-voltage for 
the designed converter. The resonant elements were designed for the worst case, i.e. the 
voltage slope approximately 600V/µs and the overvoltage at the motor terminals under 
20%. Measurements were conducted for the same operation conditions and the obtained 
results are plotted in Figure 5.18. The exact voltage slope at the inverter output and the 
overshoot percentage at the motor terminals are listed in Table 5.3. A good agreement 
between measurements and simulations is noticed. 
Second, the motor current is small at no-load operation (only the magnetizing current is 
used to generate the motor flux) and the stored resonant energy during the resonant cycle 
is low. Therefore, the snubber capacitance CS will no longer be quickly discharged as in 
the previous case. Simulations and measurements are shown in Figure 5.18 (c) and (d), 
respectively. The determined voltage slope and overshoot are presented also in Table 5.3. 
Although a smaller inverter voltage output slope is observed in this case, the voltage 
overshoot remains in the same range as in the previous case (full motor load) due to the 
small difference in the voltage slopes. Still, the worst case remains the full load operation 
where harmless overvoltage at the motor terminals is observed. 
Table 5.3: Inverter output voltage slope and voltage reflection overshoot under resonant operation 
 Inverter output voltage slope / V/µs Voltage overshoot / % 
 simulated measured simulated measured 
Motor full load operation 433 430 13.2 12.1 
No motor load operation 337 344 16.3 19.5 
5.3.3 Common-mode voltage 
As already presented in section 5.1.4, additional switches are used to entirely separate 
the DC link from the inverter bridge. Thus, the level of the common-mode voltage is 
reduced from VDC/2 to VDC/6, which further determines the reduction of electrostatic 
discharge (EDM) bearing currents [16].  
To analyze the reduction effect of the CM voltage, the simplified equivalent circuit from 
Figure 5.19 (a) is considered. During the resonant cycle, the inverter bridge is short 
circuited in the shoot-through state. This state is used as a zero-vector inside PWM, 
determining following relation for the phase voltages: 
ph_A ph_B ph_C 0V V V= = = . Eq. 5.17 
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The CM voltage is considered between the motor neutral point and the DC-link middle 
point [2]. Applying the rule of KVL for mashes Ma and Mb, the DC-link switches voltages 
are found to be: 
S_DC+ DC M0 ph_A/ 2V V V V= − + , Eq. 5.18 
S_DC- DC M0 ph_C/ 2V V V V= + + . Eq. 5.19 
Imposing the condition VM0 = 0 and inserting Eq. 5.17 in Eq. 5.18 and Eq. 5.19, the 
voltage expression for the DC-link switches is: 
S_DC+ S_DC- DC / 2V V V= = . Eq. 5.20 
Yet, measurements at the real setup show that both switches do not share the equal 
voltage. This happens due to the CM current flow, which is charging or discharging the 
equivalent capacitance seen from the CM voltage point of view. The flow of the CM current 
has the same direction through both positive (P) and negative (N) DC-link rails; see Figure 
5.20. Moreover, the MOSFETs have a stray capacitance between drain and source in the 
turn-off state. Connected in parallel to the other stray capacitances to ground of the entire 
system, they build equivalent capacitances between drain and source connection of each 
DC-link switch (points pairs A and B, C and D respectively). These capacitances Ceq_AB 
and Ceq_CD, shown in Figure 5.19 (b), are connected in series during the resonant cycle 
(shoot-through inverter state) and have different values depending on the previous and 
next PWM switching states. Following situations, regarding VS_DC+ and VS_DC- levels during 
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Figure 5.19: Simplified circuit for VS_DC+ and VS_DC- calculation (a); equivalent capacitances circuit (b) 
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Figure 5.20: CM current flow at VM0 decay (a); CM current flow at VM0 raise 
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the resonant cycle, were found: 
Case 1) when the resonant cycle follows a positive VM0 voltage (e.g. the previous PWM 
active state is 110 (1 – upper switch is closed and 0 – lower switch is closed), shown in 
Figure 5.20 (a)), the voltage VS_DC+ is lower than VS_DC-: 
S_DC+ DC / 3V V≈ ; S_DC- DC2 / 3V V≈ ⋅ . Eq. 5.21 
From Figure 5.19 (b), following relation for the equivalent capacitances is obtained: 
eq_AB eq_CD2C C≈ ⋅ . Eq. 5.22 
Inserting Eq. 5.21 and Eq. 5.17 in Eq. 5.18 and Eq. 5.19, VM0 is obtained: 
M0 DC / 6V V≈ , Eq. 5.23 
i.e. the CM voltage remains almost unchanged during the resonant cycle. The 
corresponding measurements are shown in Figure 5.21 (a) for RL passive load. 
Case 2) when resonant cycle follows a negative VM0 voltage (e.g. previous PWM active 
state is 010, see Figure 5.20 (b)), the voltage VS_DC+ is higher than VS_DC-, namely: 
S_DC+ DC2 / 3V V≈ ⋅ ; S_DC- DC / 3V V≈ . Eq. 5.24 
  
(a) (b) 
Figure 5.21: Unequal voltage sharing (RL-passive load connection): no CAdd (a); CAdd = 15 nF (b) 
  
(a) (b) 
Figure 5.22: Unequal voltage sharing (Motor load connection): CAdd = 22 nF (a); CAdd = 37 nF (b) 
Legend: inverter bridge voltage VC_S (yellow) – 50V/div; CM voltage VCM (blue) – 20V/div; 
S_DC+ voltage (green) – 50V/div; S_DC- voltage (magenta) – 50V/div; time – 5(10)µs/div 
Case 1) 
Case 2) 
Case 1) 
Case 1) 
Case 1) Case 1) 
Case 1) 
Case 2) 
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From Figure 5.19 (b), following relation for the equivalent capacitances is obtained: 
eq_AB eq_CD / 2C C≈ . Eq. 5.25 
Inserting Eq. 5.24 and Eq. 5.17 in Eq. 5.18 and Eq. 5.19, VM0 is obtained: 
M0 DC / 6V V≈ − , Eq. 5.26 
i.e. the CM voltage remains almost unchanged during the resonant cycle. The 
corresponding measurements are shown in Figure 5.21 (a) for the RL-passive load. 
Thus, it is noticed that the unequal voltage over the DC-link switches alternates 
dependent on the active PWM state, previous to the resonant cycle. To compensate this 
effect, additional capacitances CAdd are connected in parallel to each DC-link switch, i.e. to 
increase Ceq_AB and Ceq_CD. Following conditions are therefore necessary: CAdd >> Ceq_AB 
and CAdd >> Ceq_CD. The increase of the parallel capacitances to SDC+ and SDC- is possible 
because these switches turn on and off under ZVS conditions. However, too large values 
for CAdd are not optimal due to an increase of the oscillations in VS_DC+ and VS_DC- 
transients, which finally lead to an increase of the oscillations in the inverter output voltage. 
An optimal value of CAdd = 15 nF was empirically found for the considered system: 
inverter-cable-RL passive load. The measurement results using the parallel capacitors 
CAdd, are shown in Figure 5.21 (b) for both Case 1) and Case 2). 
A major role in Ceq_AB and Ceq_CD capacitances play the ground stray capacitances of 
the cable and motor. When the RL passive load is used, only the stray capacitance of the 
cable to earth is accounted. When connecting the motor, Ceq_AB and Ceq_CD are much 
larger due to the stray capacitance of the motor to ground. Thus, a value of CAdd = 15 nF is 
no longer satisfying the condition CAdd >> Ceq_AB(CD). The measurements show that even 
CAdd = 22 nF is not sufficient, see Figure 5.22 (a). Only a value of CAdd = 37 nF leads to 
visible improvement of the voltage sharing across the DC-link switches, see Figure 5.22 
(b). The connected motor determines a change in the CM system. Thus, only one case 
mentioned before will be dominant, namely Case 1), see Figure 5.22. 
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Figure 5.23: Induction motor – DC generator system for efficiency measurements 
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5.3.4 Induction Motor – DC Generator system for efficiency measurements 
In order to measure the inverter efficiency, the system inverter–long cable–
induction motor (IM) was extended with a DC generator (DCG), connected mechanically to 
the shaft of the IM and driven by a H-bridge converter (4-Quadrant Chopper). The DC-link 
circuits of QR converter and the H-bridge converter are connected together to recover a 
part of the energy used to drive the IM.  
Figure 5.23 shows the schematic of the IM-DCG system. The QR inverter is controlled 
by the FPGA unit and can drive the IM in the hard-switching (HS) or the soft-switching 
(SS) modes. During the HS mode, the switches for the DC-link separation remain always 
turned-on and the resonant switch SR turned-off. Only when the SS operation is needed, 
this switch is used. Between the QR inverter and IM the 34m-long, shielded LAPP cable is 
used. Additionally, when the inverter is operated in the HS mode, different inverter output 
filters are used to reduce the parasitic effects, namely the dV/dt filter (reduces only the 
slope of the inverter output voltage) Schaffner FN510 [82] and the Sine-Wave EMC filter 
(with DC-link clamping to filtering the line-earth voltage) Schaffner FN530 [83]. 
The DC machine is operated as a generator using the 4Q chopper. The energy 
recovered is not fed back to the mains but used further for driving the IM. This is realized 
connecting the DC-link circuits of both inverter and chopper together, see Figure 5.23. The 
4Q chopper is controlled using a real-time PC and an AMI interface board, the same 
system being presented in section 3.1.3. 
The speed of the IM is first kept constant using the Field-Oriented Control (FOC) 
method (implemented in FPGA by Mrs. Kedarisetti) and then a constant torque is applied 
to the DCG by maintaining a constant value for the armature current. Thus, a fixed 
operation point is used to measure the efficiency of the QR inverter. This is realized using 
a power meter (LMG 450) with four channels: one channel is used to measure the input 
power PIN (DC side voltage and current) and the other three channels are used to measure 
the inverter output power POUT (three line-line voltages and phase currents). The ratio 
between POUT and PIN represents the inverter efficiency η. 
 
 
(a) (b) 
Figure 5.24: DC generator – induction motor system (a) and 4Q-chopper for DC machine braking (b) 
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Both electric machines are coupled mechanically, shown in Figure 5.24 (a). Figure 5.24 
(b) illustrates the 4Q chopper used for the DC generator braking (bottom side) and the AMI 
interface board (topside) used to control the converter. 
To exemplify the implementation of field oriented control (FOC) under resonant 
operation, induction motor measured speed and the two current components used for FOC 
[2], i.e. IA used to produce the nominal flux and IB used to produce the necessary torque to 
maintain the speed constant, are plotted in Figure 5.25. First, a load torque TLoad = 10Nm, 
maintained constant using the DC generator (armature current control with constant 
excitation flux), is applied at the time instant t ≈ 3.15 s, see Figure 5.25 (a). It can be 
noticed that the current component IB is increasing to app. 3A to generate the necessary 
torque. The current is controlled using the “Amplitude Optimum” method [2]. During the 
period where no torque is applied, IB is controlled to 0. At the beginning, the nominal 
torque is applied (IB ≈ 10 A) to accelerate the motor in less than 0.4 s from stand still to the 
constant speed 1000 min-1. In a similar way, the results for TLoad = 15 Nm are shown in 
Figure 5.25 (b). The load torque from DCG is applied in this case at the time instant t ≈ 2 s, 
see the step change in the current component IB from 0 to app. 5.5 A. 
5.3.5 Efficiency measurements and evaluations 
In order to evaluate the effect of the inverter output filters and of the resonant operation, 
the measurements, regarding the inverter output and motor input line-line (line-earth) 
voltage, together with the CM voltage, were conducted for the following configurations: 
1) Inverter without output filter + LAPP cable + motor load, see Figure 5.26. The line-line 
voltage waveform oscillations (a) are clearly visible at the motor terminals and their 
oscillation period depends exclusively on the cable stray elements. Similar oscillations are 
observed at the line-earth voltage (b), i.e. CM ground current occurs with high amplitudes. 
The CM voltage (c) presents, beside the harmonic specific to a space vector modulation 
(stepwise between –VDC/2 levels [2]), high harmonics due to long cable (high oscillations). 
2) Inverter with dV/dt output filter + LAPP cable + motor load, see Figure 5.27. The 
effect of dV/dt filter is reflected in line-line voltage slope (a), which is lower in this case. Still 
there is a voltage overshoot at motor terminals and the voltage oscillations on the cable 
are influenced by the filter inductance and capacitance. Similar conclusion is valid for the 
line-earth voltage (b), i.e. the voltage slope is lower (smaller peaks for CM ground current). 
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Figure 5.25: Measured speed, torque (IB) and flux (IA) producing current components for  
TLoad = 10 Nm (a) and TLoad = 15 Nm (b) 
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Figure 5.26: Results for Hard-Sw. + NO filter Figure 5.27: Results for Hard-Sw. + dV/dt filter 
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Figure 5.28: Hard-Sw. + Sine-Wave EMC filter Figure 5.29: Results for resonant operation 
Quasi resonant DC-link converter in electric drives with long cables 
126 
The CM voltage has lower oscillations than in the previous case also with different 
frequency. 
3) Inverter with Sine-Wave EMC filter + LAPP cable + motor load, see Figure 5.28. 
Because the cutoff frequency lays between switching and motor fundamental frequencies, 
the voltage at the filter output is transformed from a train of rectangular pulses into a 
sinusoidal wave (motor fundamental frequency), see (a) – half a fundamental period. 
Looking more in detail, the train of rectangular pulses is noticed at inverter side (line-earth 
voltage (b)), whereas the motor side line-earth voltage is almost constant for this time 
window. The CM voltage (c) is filtered almost completely (high capacitive coupling to 
earth). Much smaller oscillations (app. ±30 V) occur during the PWM commutation. 
4) Inverter with resonant operation + LAPP cable + motor load, see Figure 5.29. As 
already presented in section 5.3.2, the lower voltage slope at the inverter output leads to a 
reduction of the voltage overshoot at the motor terminals (a). The voltage slope depends 
directly on the resonant passive elements. Therefore, the prototype converter was 
designed to deliver a voltage slope at the inverter output of app. 600 V/µs for the worst 
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Figure 5.30: Measurements for efficiency at TLoad = 10 Nm (a) and TLoad = 15 Nm (b); 
Measurements for converter losses at TLoad = 10 Nm (c) and TLoad = 15 Nm (d) 
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case. This value is sufficient when cables up to 35 m are used. Due to the DSC-like 
modulation technique, used to implement the zero-vector period during the resonant cycle, 
and due to the complete DC-link separation during this period, the use of additional DC-
link switches determines a similar waveform for the line-earth voltage (b) and CM voltage 
(c). Moreover, due to the small voltage slope, there are no line-earth voltage reflections at 
the motor side, i.e. small CM ground current peaks will occur. The CM voltage has the 
same stepwise waveform, as presented in section 5.3.3, alternating between ±VDC/6 
values during the active vector period and zero during the resonant cycle. As already 
shown, due to the parasitic capacitances to earth of the entire system, the voltage sharing 
between SDC+ and SDC- switches is not equal. Only with auxiliary parallel capacitances the 
effect of the unequal voltage sharing is reduced, see section 5.3.3. Thus, the CM voltage 
level is not zero during the resonant cycle, but a relative small offset of approximately 20 V 
can be noticed, see Figure (c) where a 37 nF capacitance is connected parallel to SDC+/-. 
Finally, measurements for the the efficiency and the losses of the converter were 
conducted at 4 drive configurations for two different load torques, see Figure 5.30: 
 HS NF  = hard-switched converter with no output filter; 
 HS dV/dt  = hard-switched converter with dV/dt-output filter; 
 HS SW  = hard-switched converter with SineWave EMC filter; 
 SS  = converter with resonant operation; 
Lower efficiency can be noticed for the QR converter at low motor speeds due to the 
extended resonant operation, see Figure 5.17 (c) and (d). Here, more energy has to be 
saved in the resonant elements and therefore higher losses will occur. Yet, the efficiency 
of the QR converter is higher than the one of the dV/dt-filter configuration at higher motor 
speeds (high modulation index), because the resonant operation is short. This can be 
observed also from the measurements of the converter losses, see Figure 5.30 (c) and (d). 
While for dV/dt and SineWave EMC filters the losses remain relatively constant with an 
increased motor speed, the lower motor speeds determine higher losses for the resonant-
operated converter. Only at high motor speeds, the resonant converter becomes 
competitive. 
The selected SineWave EMC filter determines sinusoidal voltages and currents at the 
inverter output. Because the current will not oscillate at the inverter side, the losses in the 
inverter are reduced. But the filter itself produces losses due to the low cutoff frequency of 
the filter. Additional connections to the DC-link bus bars provide a feed-back path for the 
clamped energy to flow back to the DC link. Thus, the filter losses are reduced 
significantly. Having a part of the inverter losses shifted in the filter and the filter losses 
reduced with the DC-link feed-back, the total efficiency of the system inverter + SineWave 
EMC filter is almost similar to the efficiency of the system inverter + no output filter. This 
can be followed in Figure 5.30. The losses of the SineWave EMC filter were measured 
also separately, and found to correspond to the data-sheet description, i.e. PLoss = 50 W 
for the corresponding power class of app. 5 kW at the rated load current. 
It must be mentioned that the measurements in Figure 5.30 are performed at a first QR 
converter prototype. There is an important improvement potential, regarding the losses, 
which can be further exploited. Following major directions may be followed: 
o inductor losses can be improved, if better inductor cores are used. Another 
possibility is to use no magnetic cores. In this case there will be no core losses 
and the magnetic field will not be constraint inside the core. Therefore, special 
attention should be paid for the EMI emissions and increase of cupper losses; 
o better semiconductor devices, like SiC materials, may improve the overall 
efficiency; 
o the modulation technique may be improved to avoid the resonant cycle to be 
extended excessively. Thus, a limit for the length of the resonant cycle can be 
adopted and the resonant operation started only when the motor speed exceeds 
a minimum value. 
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Concluding, the QR converters can be used in electric drives with long cables to reduce 
the parasitic effects. Using the proposed modifications, not only the voltage overshoot will 
be significantly reduced, but also the electrostatic EDM bearing currents, thanks to the 
significant reduction of the common-mode voltage VCM levels. Therefore, important 
improvements are obtained regarding the motor-friendly characteristic. Regarding the 
energy-efficient characteristic, an active control of the resonant cycle leads to a better use 
of the energy storage during the resonant cycle. However, further improvements remain to 
be investigated, as the efficiency becomes competitive, compared to the “hard-switched 
converter + output filter”, only at high modulation index (high motor speeds). 
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6 Conclusions and outlook 
Fast-switching semiconductor devices are nowadays implemented in electric drives with 
VSI to allow higher switching frequencies, which leads finally to a reduction of the 
harmonic content in electrical machine and decrease of losses. Also, faster switching 
transients determine lower switching losses, making the semiconductor devices more 
efficient. However, HF parasitic effects have been reported and associated to the use of 
the fast-switching semiconductors with long motor cables. Due to the impedance mismatch 
between the cable and stator windings, especially for low-power motors, the traveling 
wave along the cable reflects at the motor terminals [6] [10], resulting in a voltage peak of 
2 times the DC-link level or, in certain conditions, even higher [5]. Moreover, repetitive 
bearing currents were observed, which lead eventually to the damage of the bearing. 
The purpose of this work is first to model the main components of the electric drive, i.e. 
the inverter seen as the source of the traveling waves, the cable seen as the medium for 
the wave propagation and finally the motor at the cable end. The simulation models are 
detailed together with their parameterization methods and finally validated by comparison 
with measurements on a real setup.  
Second, several methods for reducing the HF parasitic effects are investigated using 
the developed simulation models. Thus, the efficiency of the developed simulation models 
is demonstrated by comparing the conducted measurements with simulations for the same 
case. 
Table 6.1: Analysis and selection of HF simulation models for electric drives 
 Simulation model type 
IGBT Behavioral model Physics-based model 
 describes the semiconductor behavior 
using an equivalent circuit based on the 
stray elements of the semiconductor 
describes the semiconductor with voltage 
and current sources, based on the physical 
equations of the semiconductor 
Advantages/ 
Disadvantages 
+ simple to parameterize from the data-
sheet information and measurements at 
the IGBT terminals 
– does not describe all transient 
phenomena (e.g. the reverse-recovery 
effect of the anti-parallel diode) 
+ describes the transient phenomena 
accurately using the carrier equations 
– needs the physical dimensions to be 
known (e.g. doping concentrations, 
epitaxial layer width, etc.)  
Evaluation was chosen due to the simple 
parameterization and simplicity 
was found inappropriate due to the 
inaccessible physical semiconductor data 
Cable Transmission line model Lumped parameter model 
 the cable is considered as a transfer 
function of both time and space which 
connects the incident and reflected waves 
also called “distributed parameters model” 
is based on the ladder connection of more 
individual Γ equivalent circuits 
Advantages/ 
Disadvantages 
+ easy to implement and small simulation 
times 
– cannot include couplings between cable 
strings + HF skin and proximity effects 
+ more accurate than transmission line 
model 
– is complex and the physical data is 
needed for the model parameterization 
Evaluation is not preferred due to the missing 
representation of the conductor couplings 
and losses; is optimal for frequency domain 
was chosen due to the increased accuracy, 
simple parameter determination and time 
domain simulation 
Motor Behavioral model (equivalent circuit) Physics-based model (distr. param.) 
 Same as for IGBT, the model is based on 
the equivalent circuit parameterized from 
the measurements of the input impedance 
based on the traveling wave theory, the 
motor windings are modeled by connecting 
more individual Γ circuits 
Advantages/ 
Disadvantages 
+ easy to implement and to parameterize 
– does not include the voltage sharing 
effect at the first stator windings 
+ more accurate than the behavioral model 
– is complex and physical data is needed 
for the parameterization of the model  
Evaluation was chosen because of the simplicity and 
satisfactory results 
is difficult to implement due to the unknown 
physical structure of the motor 
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In the third part of this work, a quasi-resonant DC-link converter is analyzed and 
implemented for the reduction of the HF parasitic effects. Two important aspects are 
regarded individually: motor-friendly characteristic of the converter (concerning the 
reduction of the HF parasitic effects) and high-efficiency characteristic (concerning the 
losses reduction for this type of converters in order to make it competitive with other 
solutions, e.g. hard-switched inverter with output filter). Using the already-developed 
simulation models for cable and motor, the simulations, regarding the effect on the voltage 
overshoot and CM voltage, are presented together with the measurements at a real setup. 
6.1 High-frequency simulation models 
In order to investigate the HF-related phenomena in electric drives, a good and 
comfortable solution is the off-line method using simulation models. Therefore, reliable 
models for each part of the electric drive have to be developed. In chapter 2, the adopted 
simulation models are presented for inverter, cable and electric machine together with their 
parameterization methods. They are summarized again in Table 6.1. Finally, connecting 
the three simulation models together, the total electric drive model is obtained. 
These simulation models are then validated by measurements at a real setup in chapter 
3. Few small improvements are made to the IGBT model (including the effect of the 
diffusion capacitances for IGBT depletion layer (IGBT turn-off) and for depletion layer of 
the anti-parallel diode (diode turn-off)) and to the cable model (improved representation of 
the skin and proximity effect from [33] extended for capacitances also). The motor model is 
found to deliver satisfactory results and no further investigations are made in this direction, 
as this does not represent the purpose of this work. More details for the motor model are 
offered in a parallel work [54]. Finally the simulations results are in good agreement with 
the measurements at a self-built setup, presented in subchapter 3.1. 
6.2 Methods for reduction of the parasitic effects 
Using the simulation models previously developed and connected together, methods to 
reduce the parasitic effects (overvoltage and CM ground current) in electric drives with 
long feeders are investigated. The methods are dealing with changes in the gate drive 
control of the inverter (mainly the reduction of the output voltage slope) and impedance 
matching of the cable using filters. There are also methods to reduce the parasitic effects 
in the motor, e.g. the use of better stator winding insulation or isolated bearings, but they 
do not make the subject of this work. 
First, Table 6.2 summarizes the investigated methods, related to the gate drive control, 
Table 6.2: Methods related to inverter for reduction of the HF parasitic effects  
 2-step voltage rise 
 
Variation of gate 
resistance RG with active 
driver 
with 3-level 
converter 
pre- and post-
charge of cable 
stray elements 
Advantages/ 
Disadvantages 
+ very simple to 
implement 
– the switching 
losses increase 
proportional to 
the RG value 
+ full control of the 
voltage slope and 
reduced sw. 
losses 
– complex drive 
circuitry and high 
sensitivity to the 
cable length 
+ easy to implement 
– additional 
semiconductor 
devices necessary 
with afferent drive 
circuits  
+ only software 
implementation 
necessary; reduces 
the value of the 
output choke  
– works only with 
inverter output 
chokes 
Effects  only overvoltage reduction 
Switching 
energy / IGBT 
12 mJ – turn on 
13 mJ – turn off 
7 mJ – turn on 
8 mJ – turn off 
– – 
Evaluation unpractical applicable for cable 
lengths < 30 m 
applicable for cable 
lengths > 30 m 
applicable only with 
output chokes 
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together with their evaluations. While the simple variation of the gate resistance RG, to 
decrease the voltage slope, leads to proportional increase of the losses with resistance 
value, other methods, like splitting the voltage slope in two parts and controlling the delay 
between these individual steps, determine lower losses. Depending on the cable length, 
the active drive or the 3-level converter solutions can be applied. Another method deals 
with pre- and post-charging of the stray elements of the cable, but it can be implemented 
only with additional inverter output chokes. 
The second type of methods to reduce the parasitic effects, used in electric drives with 
long feeders, are related to cable. For that, filters are used either at the motor side (cable 
terminators) or the inverter side (inverter output filters). While the cable terminators are 
based on the cable impedance matching, the inverter output filters reduce the voltage 
slope at the inverter output, thus changing the condition for overvoltage at the motor 
terminals (see Eq. 2.29 and Eq. 2.30 from section 2.2.2). An overview of both filter types is 
given in Table 6.3 and Table 6.4. Although additional semiconductor devices are needed 
to build the diode bridge, the RC-diode clamp terminator and the RL-diode clamp output 
filter represent an optimal solution, because the energy is fed back to the DC link. 
Considering the trend from the last decade, that the costs are decreasing for 
semiconductors and are remaining constant for passive elements, these optimal solutions 
are a good alternative to the RC cable terminator and/or the RLC output filter, respectively. 
A thorough examination (especially for losses) of the filter topologies can be further 
conducted by including better simulation models of the filter components. 
Table 6.3: Cable terminators used in electric drives with long feeders 
 RC Diode clamp filter 
 
R filter RC filter 
with Zener 
diodes 
with DC-link 
feedback 
Advantages/ 
Disadvantages 
+ very simple to 
implement and to 
parameterize 
– very large losses 
due to the small 
resistance 
+ simple to 
implement in Y or 
∆ configurations 
+ simple 
parameterization 
– relatively high 
losses 
+ voltage overshoot 
clamped with 
Zener diodes 
– relative high 
losses; power 
Zener diodes 
required 
+ small losses due to 
a DC-link feedback 
– two additional cable 
conductors 
necessary to realize 
the DC-link 
feedback 
Effects on HF 
phenomena 
only overvoltage 
reduction 
sim. 1411 W (22% ov.) 74 W (18.4% ov.) 81 W (22% ov.) 26.2 W (28% ov.) Total 
losses meas. – – – 27.5 W (27% ov.) 
Evaluation unpractical easy to implement 
and parameterize 
not optimal due to 
power Zener diodes 
good solution due to 
the low losses 
Table 6.4: Inverter output filters used in electric drives with long feeders 
 RL filter RLC filter RL Diode clamp filter 
Advantages/ 
Disadvantages 
+ few passive elements 
– larger inductor values 
than other topologies 
necessary for the same 
results 
+ the additional capacitance 
allows a reduction of the 
inductor for same results 
– relative high resistive 
losses 
+ voltage overshoot at filter 
output clamped by diodes 
to the DC-link level 
– additional connections to 
the DC-link P and N rails 
Effects on HF 
phenomena 
reduction of 
overvoltage and CM ground current 
RF losses (sim.) – 214 W (25.6% ov.) 34.4 W (23.5% ov.) 
Evaluation simple to implement, they 
are used in practice; 
attention needed for the 
design of the output chokes  
mostly used in industry; 
depending on the cutoff 
freq. they classify in dV/dt 
filters or Sine-Wave filters 
good solution: like the RC 
diode-clamp terminator, low 
resistive losses due to the 
energy feed-back to DC link 
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6.3 Quasi-resonant converter topology 
The last part of this work deals with the implementation of a quasi-resonant converter 
topology in electric drives with long cables. Using additional passive elements and 
switches, a resonant operation can be initiated from user (PWM-compatible). During this 
resonant period, the PWM state of the inverter bridge can be changed under ZVS 
condition, while the voltage of the inverter bridge, i.e. the voltage seen by motor at the 
inverter output, is zero. In fact, two important aspects are analyzed in parallel: 
- the high efficiency characteristic of the converter is achieved using an active control of 
the resonant period to store in the passive elements only the necessary amount of energy 
that allows restoring the voltage of the inverter bridge at the end of the resonant cycle. 
Also, state-of-the-art switches are used to increase the efficiency of the converter. 
- the motor friendly characteristic refers to the milder voltage slopes at the inverter 
output, as they depend in this case only on the passive elements and no longer on the 
hard-switched semiconductors (e.g. the passive elements were designed to obtain a 20% 
overshoot at the motor terminals using a 34m-long cable). A second aspect of this 
characteristic is the use of a second switch to completely separate the inverter bridge from 
the DC link. Thus, during the resonant operation, which is used also as a zero-vector 
period in a DSC-like modulation technique, the CM voltage is reduced to zero (instead of 
VDC/2 level in common SV-PWM), leading to a reduction or even elimination of the bearing 
currents. 
Finally, the QR DC-link converter was tested and compared to the hard-switched 
inverters (HSI) equipped with output filters on the basis of a similar reduction of the HF 
parasitic effects. The conclusions are summarized in Table 6.5. The QR DC-link converter 
combines the advantages of both filters: reduces the overvoltage and the CM voltage 
(responsible for the bearing currents) with fewer losses than the dV/dt filter. Still, the cable 
length, that can be used, is restricted by the imposed voltage slope (i.e. the design of the 
resonant circuit). 
Improvements to the QR DC-link converter, regarding the reduction of the losses, need 
to be researched further: use of new semiconductor devices (SiC JFET) and design 
improvement of the resonant inductor. Also different implementation/topologies for the QR 
DC-link converter with the same effect on the HF parasitic phenomena and improved 
efficiency have to be considered. 
 
 
Table 6.5: Comparisons of HSI with output filters and QR DC-link converter 
 HSI + dV/dt filter HSI + SineWave EMC QR DC-link converter 
Advantages/ 
Disadvantages 
+ no additional connections 
to DC link required 
– overvoltage rest 
– relative high losses 
+ reduced motor losses 
+ sinusoidal line-line and 
line-earth voltages 
– unfit for high dynamic 
– high coupling to earth 
+ no output filter required 
+ total separation from DC 
link during resonant period 
– complex control of 
resonant cycle 
Effects on HF 
phenomena 
overvoltage and CM ground 
current reduction 
overvoltage and CM 
ground current reduction 
line-earth voltage reduction 
overvoltage and CM ground 
current reduction 
CM voltage reduction 
Efficiency 
(P = 3.14 kW) 
   
Evaluation convenient solution when 
no big restrictions for HF 
parasitic effects are used 
good solution if high 
dynamic is not required 
represents a good 
compromise between the 
other two solutions (more 
parasitic effects reduction 
than dV/dt filter for less 
losses and good dynamic) 
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7 Appendix 
7.1 Cable parameters 
Following, the parameters for the studied cables are detailed. 
7.1.1 LAPP Classic 115CY 
Characteristics 
Number of conductors 5 
Conductor cross-section 2.5 mm2 
Shielded Yes 
Length 34 m 
In Figure 7.1 (a), the cross-section of the cable is illustrated. The dimensions are: 
d1 = 8.1 mm, d2 = 3 mm, d3 = 1.6 mm, shield thickness d4 = 0.4 mm and thickness of the 
PVC external jacket d5 = 1.15 mm. 
Parameters 
Table 7.1 summarizes the cable parameters obtained using three different methods. It 
can be noticed that the difference between the analytically calculated and measured 
parameters is relative high due to adopted simplifications (homogenous space between 
conductors with constant permittivity; proximity effect only between two neighbored 
conductors) and high geometrical complexity (5 conductors plus shield). Although the FEM 
calculations deliver better results in this case, still the analytical results can be accepted. 
Table 7.1: Parameters for the LAPP Classic 115CY cable 
 CA / pF/m CB / pF/m CC / pF/m LA / nH/m LB / nH/m 
    LF HF LF HF 
Analytical 167 380 279 560 471 816 596 
Measured 187 399 291 639 421 815 472 
FEM 189 435 - 634 408 826 466 
Further, to simulate the frequency dependency of the cable parameters, two methods, 
based on the ladder equivalent circuit, were presented in section 2.2.5 [52] and subsection 
3.2.2.1 [33]. The parameters for the ladder circuits are presented in Table 7.2 for both 
methods. The second method has as inputs the measured values of the parameters for a 
chosen frequency range, i.e. the phase inductance and resistance L’, R’ and the partial 
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Figure 7.1: Cable cross-section (LAPP) (a) and measurement setup for CC(b) 
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capacitances C0, C1 and C2. It is possible to obtain these capacitances from 
measurements only if a third measurement setup is used, see Figure 7.1 (b). In this case, 
two conductors are short-circuited, e.g. conductor 1 and 2, and the equivalent capacitance 
is measured with respect to the remaining three connected together and to shield. The 
other two measurement configurations were detailed in subsection 2.2.3.3, Figure 2.30 (a) 
and (b). Thus, the equivalent capacitance CC is obtained and the following system of 
equations can be expressed by including the expressions for the other two equivalent 
capacitances CA and CB: 
A 0 1 2
B 0 1 2
C 0 1 2
2 2
3 2 4
2 2 4
C C C C
C C C C
C C C C
= + +
= + +
= + +
. Eq. 7.1 
Solving this equation system, the partial capacitances can be calculated as follows: 
0 B C
1 A C
2 C B A
(2 ) / 2
(2 ) / 2
C C C
C C C
C C C C
= −
= −
= − −
. Eq. 7.2 
Equivalent conductor-earth capacitances 
Because the two remaining conductors are connected to the shield (4th conductor and 
PE), the line-ground capacitance is no longer represented only by C0. In Figure 7.2, the 
partial capacitances of the entire system are shown. It can be noticed that the equivalent 
capacitances Cech_1-0 and Cech_3-0 are determined by all three partial capacitances C0, C1 
and C2 (see Figure 7.2 (a)) whereas Cech_2-0 only by C0 and C2 (see Figure 7.2 (b)). 
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(a) (b) 
Figure 7.2: Equivalent conductor-earth capacitance connection Cech_1-0 (a) and Cech_2-0 (b) 
Table 7.2: Ladder circuit parameters for skin and proximity effect (LAPP cable) 
Method from [52] Method from [33] (6 branches) 
LAx RAx LAx RAx C1x G1x Cech_1-0 x Gech_1-0 x Index 
nH/m Ω/m nH/m Ω/m pF/m µS/m pF/m µS/m 
1 26.4 0.587 4676 0.131 5.13 0.0018 10.7 0.0015 
2 84.4 0.252 171.5 0.0332 3.45 0.004 0.9 0.1846 
3 270 0.108 114.5 0.058 3.1 0.09 8.47 0.23 
4 - 0.046 94.94 0.135 2.63 0.85 7.34 2.46 
5 - - 55.3 0.570 1.87 11.5 6.52 25.16 
6 - - 345.4 15.13 31.38 104.9 124.44 467.02 
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Following relations are used in this case: 
ech_1 0 ech_3 0 0 1 2C C C C C− −= = + +  and ech_2 0 0 22C C C− = + ⋅ . Eq. 7.3 
After calculating the values of the equivalent capacitance from measurements, they are 
used as inputs for the calculation algorithm of the ladder circuit parameters from [33]. The 
obtained values are listed in Table 7.2. 
Phase inductance and capacitance 
The most important parameters, to calculate the time and speed of the wave 
propagation across the cable, are the phase inductance L’ and capacitance C’. These 
quantities are closely related to the chosen cable configuration, especially at cables with 
more than three conductors. The importance of the chosen conductor pair has been 
already shown in the sections 2.2.3 and 2.2.4. 
A practical method to obtain the propagation time of the voltage wave is the run-time 
impulse method, which consists in injecting a low-voltage impulse on the cable using the 
inverter and having a variable resistance connected at the load side, like in Figure 7.3 (a) 
shown. This method was used in [53] to check the results for L’ and C’. By varying the 
resistance, the cable impedance ZC is matched when no reflections occur. Then, the 
propagation time tp is read from the plotted voltage waveforms at the inverter and motor 
cable ends, see Figure 7.3 (b). The wave velocity can be easily determined from Eq. 2.24 
(page 27) if the total length ltotal of the cable is known. Using the same equation plus the 
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Figure 7.3: Measurement setup (a) and waveform (b) for the run-time impulse method 
Table 7.3: Per phase parameters and wave propagation delay and speed (LAPP cable, 34m) 
 Conductor 1 – 0 (CM) Conductor 2 – 0 (CM) 
 C’ L’ tp vC ZC C’ L’ tp vC ZC 
 pF/m nH/m ns m/µs Ω pF/m nH/m ns m/µs Ω 
Analytical 162 - - - - 158 - - - - 
Measured 164 262 223 153 40 163 260 221 154 40 
 Conductor 1 – 2 (DM) Conductor 1 – 3 (DM) 
Analytical 96 471 229 148 69.9 86.7 596 244 139 83 
Measured 92 460 220 154 70 71 575 217 156 90 
 
Appendix 
136 
impedance equation C '/ 'Z L C≈ , the values for L’ and C’ can be calculated. Due to the 
complex structure of the LAPP cable (5 cond.), the phase inductances and capacitances 
will always depend on the pair of conductors, chosen to apply the voltage impulse. 
The values for measured propagation time tp, wave speed vC and the calculated L’ and 
C’ are listed in Table 7.3 for different conductor pairs. In reversed order, knowing the 
values for the partial capacitances, self and mutual inductances (analytically determined), 
the phase quantities may be calculated and finally the wave propagation velocity and cable 
impedance estimated. However, due to the complex geometrical configuration, the phase 
inductance between one conductor and shield is difficult to calculate analytically and 
therefore will not be considered further. 
From Table 7.3, the influence of the cable shield can be observed: the phase 
capacitance between conductor 1 and shield (0) is much higher than between conductor 1 
and 2. However, the phase inductance will compensate and the wave propagation speed 
remains almost constant. On the contrary, large differences, regarding the cable 
impedance, are observed between the two configurations. 
7.1.2 Ozoflex H07RN-F 
Characteristics 
Number of conductors 4 
Conductor cross-section 4 mm2 
Shielded No 
Length 99 m 
In Figure 7.4 (a), the cross-section of the cable is illustrated. The dimensions are: 
d1 = 10.3 mm, d2 = 4.3 mm, d3 = 2.3 mm and thickness of the external jacket d4 = 1.9 mm. 
Parameters 
Table 7.4 summarizes the cable parameters obtained using three different methods. 
The analytical results are more close to measurements in this case, because the external 
jacket fills almost completely the space between conductors, leading to a homogenous 
space. Also here, the complexity is significantly reduced, having only four conductors and 
no shield. 
The frequency dependence of the cable parameters is modeled using the same 
methods presented before. The ladder circuit parameters are summarized in Table 7.5. An 
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Figure 7.4: Cable cross-section (Ozoflex) (a); measurement setup for CA and CB (b) 
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important simplification for this case represents the missing of the conductor-shield 
capacitance C0. To determine the two partial capacitances C1 and C2, necessary to 
calculate the ladder parameters from [33], only two measurements are required, as shown 
in Figure 7.4 (b). From the obtained equivalent capacitances CA and CB, the partial 
capacitances are calculated by solving following equation system: 
A 1 2
B 1 2
2
2 2
C C C
C C C
= +
= +
, Eq. 7.4 
and obtaining following relations: 
1 A B
2 B A
(2 ) / 2C C C
C C C
= −
= −
. Eq. 7.5 
Equivalent conductor-earth capacitances 
Because the shield is missing in this case, the 4th conductor is used for the earth 
connection, thus simplifying the conductor-earth capacitance: 
ech_1 0 ech_3 0 1C C C− −= =  and ech_2 0 2C C− = . 
The parameters for the ladder circuits are listed in Table 7.5. For the algorithm from 
[33], a four-branch ladder circuit was chosen because the simulation results are good and 
lead to less simulation time than the six-branches model. 
Phase inductance and capacitance 
In a similar way, the propagation delay tp and speed vC of the voltage wave are 
determined using the run-time impulse method. Knowing the total cable length, the phase 
inductance and capacitance are calculated, using Eq. 2.24 and the expression of the cable 
impedance ZC. An essential simplification for this case represents the missing of the 
shield. Thus, the equivalent capacitance between conductor 1 and 0 is equal to the 
capacitance between two neighbored conductors. Table 7.6 summarizes the values 
determined by measurements and analytical calculations, where a very good agreement is 
observed due to the more simple cable construction and configuration. 
Table 7.4: Parameters for Ozoflex H07RN-F cable  
 CA / pF/m CB / pF/m LA / nH/m LB / nH/m 
   LF HF LF HF 
Analytical 127.8 131.5 683.5 583.5 822.1 722.1 
Measured 117 129 753 641 875 744 
Table 7.5: Ladder circuit parameters for skin and proximity effect (Ozoflex cable) 
Method from [52] Method from [33] (4 branches) 
LAx_LD RAx_LD LAx RAx C1x G1x C2x G2x Index 
nH/m Ω/m nH/m Ω/m pF/m µS/m pF/m µS/m 
1 19.08 0.424 4538 0.089 4 0.0012 2.02 0.0015 
2 66.48 0.168 106 0.0155 3.23 0.034 1.73 0.026 
3 231.66 0.066 70.35 0.071 3.62 2.47 1.56 0.865 
4 - 0.26 600.26 0.7673 45.47 101.03 9.53 23.05 
 
Table 7.6: Per phase parameters and wave propagation delay and speed (Ozoflex cable, 99m) 
 Conductor 1 – 2 Conductor 1 – 3 
 C’ L’ tp vC ZC C’ L’ tp vC ZC 
 pF/m nH/m ns m/µs Ω pF/m nH/m ns m/µs Ω 
Analytical 86 584 701 141 82.3 66 722 682 145 105 
Measured 72 582 640 155 90 59 716 644 154 110 
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7.1.3 Motorflex YSLYCY-JZ 
Characteristics 
Number of conductors 4 
Conductor cross-section 6 mm2 
Shielded Yes 
Length 100 m 
In Figure 7.5, the cross-section of the cable is 
illustrated. The dimensions are: d1 = 14.6 mm, 
d2 = 5.2 mm, d3 = 2.8 mm, thickness of the 
internal PVC jacket d4 = 1 mm, shield thickness 
d5 = 0.5 mm and thickness of the external PVC 
jacket d6 = 2 mm. 
Parameters 
Table 7.7 summarizes the cable parameters 
obtained, using three different methods. In this 
case the difference between the analytical 
calculations and measurements are again high 
due to the higher complexity of the system 
(presence of shield). Moreover, the FEM calculations are also offering different results, 
especially regarding the cable inductances. 
Because this cable was not directly available at the SRT institute, the variation of the 
frequency parameter could not be analyzed in detail. 
Table 7.7: Parameters for Motorflex YSLYCY-JZ cable 
 CA / pF/m CB / pF/m LA / nH/m LB / nH/m 
   LF HF LF HF 
Analytical 202 386 571 546.7 765 689.7 
Measured 229 497 620 470 760 534 
FEM 206 422 544 382 682 444 
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Figure 7.5: Cable cross-section (Motorflex) 
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7.2 Motor parameters 
Following electric machines were used to test the inverter-cable-motor system. 
7.2.1 BBC (ABB) QS100-3B3 induction machine  
The motor details are summarized, together with the parameters of the HF equivalent 
circuit, in Table 7.8. A picture of this motor is shown in Figure 7.6. The CM and DM input 
impedance measurements were already illustrated in Figure 2.37 from section 2.3.3. 
Table 7.8: BBC 5-kW induction motor parameters 
Rated power / kW 5 
Rated torque / Nm 32.5 
Rated current / A 17 rms 
Magnetizing current / A 14 rms 
Rated voltage / V 330 rms (Y) 
Rated speed / 1/min ≈1500 
Max. speed / 1/min 7000 
cos ϕ 0.65 
Pole pairs 2 
LCM / mH 0.26 
LDM / mH 3.48 
Cres1 / nF 1.27 
Rres1 / Ω 6.06 
Cres2 / nF 2.8 
Rres2 / Ω 263.7 
Rfe_i / Ω 2520 
Lph_i / mH 1.81 
Mij / mH -0.51 
Lcon / µH 0.315  
 
Figure 7.6: BBC 5kW induction motor 
 
Table 7.9: Siemens 4-kW IM parameters 
Rated power / kW 4 
Rated torque / Nm 27 
Rated current / A 8.4 rms 
Magnetizing current / A 4 rms 
Rated voltage / V 400 rms (Y) 
Rated speed / 1/min 1435 
cos ϕ 0.84 
Pole pairs 2 
LCM / mH 0.332 
LDM / mH 36.9 
Cres1 / nF 0.4 
Rres1 / Ω 5.15 
Cres2 / nF 4.52 
Rres2 / Ω 894 
Rfe_i / Ω 5428 
Lph_i / mH 16.7 
Mij / mH -7.87 
Lcon / µH 0.5  
 
Figure 7.7: Siemens 4kW induction motor 
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Because this electrical machine is designed for high speeds, a high magnetizing current 
(app. 80% from the nominal current) is necessary to build the nominal flux. On one hand, 
the high nominal flux allows reaching high speeds when the flux reduction is used. On the 
other hand, a high magnetizing current increases the inverter losses. Therefore, an 
ordinary induction motor was preferred to this motor when the QR inverter was 
implemented. Lower magnetizing current allows resonant operation with less inverter 
losses. Such an induction motor is presented in the next section 
7.2.2 Siemens 1LE10021BB222AA0 induction motor 
This is an ordinary commercial induction motor, built for industrial applications (low cost 
and relative high efficiency). The motor details are summarized in Table 7.9 together with 
the parameters of the HF equivalent circuit. A picture of this motor is shown in Figure 7.7. 
The measurements and computations of the CM and DM input impedance are 
illustrated in Figure 7.8. Using the mathematical relations from Eq. 2.51 to Eq. 2.56, the HF 
model parameters are determined from measurements. In a similar way, the important 
points of interest are marked on the modulus characteristic (both CM and DM 
measurements). It is noticeable a same variation tendency of the of the machine input 
impedance, depending on frequency: 
 in CM, the capacitive effect is dominant up to frequencies of app 5MHz. Here, 
the effect of the stray inductances from the connection wires starts to dominate. 
Around 100 kHz, the effect of the phase stray inductance is noticed in a 
resonance and anti-resonance pair. Before this frequency, both capacitances 
Cres1 and Cres2 contribute to the impedance behavior. After 200 kHz, only the 
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input capacitance Cres1 is dominant, because the phase stray inductance cuts 
the HF current. 
 for the DM test, the effect of the mutual inductance between phases is dominant 
up to app. 50 kHz. Beyond this frequency, the effect of the input capacitance 
Cres1 starts to dominate the capacitive behavior of the input impedance. This 
behavior is maintained for frequencies up to 10 MHz where, the effect of the 
stray inductance from the connection wires starts to be dominant. 
After obtaining the HF model parameters, the equivalent impedance of the HF model 
from Figure 2.35 is calculated depending on the frequency. The results are plotted 
together with measurements in Figure 7.8. A good approximation of the measurements is 
observed. However, a slight deviation is observed for the DM connection around 100 kHz, 
due to the additional parasitic effects that have been neglected. These can be considered 
if auxiliary components are added to equivalent circuit [36]. However, this leads to 
unnecessary increase of the complexity and, therefore, will not be further considered. 
7.2.3 Piller GML 112.17V DC motor 
This is a DC machine with brushes and a separate excitation, used as a generator to 
load the investigated induction motor. The DC generator parameters are summarized in 
Table 7.10. A picture of this motor is shown in Figure 7.9. Due to the relative high 
excitation current, an external ventilator is used to cool the excitation winding. 
 
 
 
 
 
 
Table 7.10: Piller 15-kW DC motor parameters 
Rated power / kW 15 
Rated current / A (armature) 43 
Rated voltage / V (armature) 400 
Rated / Maximum current / A 
(excitation) 
0.85 / 2.5 
Rated / Maximum voltage / V 
(excitation) 
70 / 220 
Rated / Maximum speed / 
1/min 
3250 / 8000 
 
 
Figure 7.9: Piller 15kW DC motor 
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